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Abstract 
As part of fulfillment f the requirements for the I u h •101 or 1111 lit I • I '11 
Degree, we are required to d a the ·is on . clcc cd lith.: M th ·sis till 
imulator. 
Thi pr jcct will b n smart ens r that ar b cd n I · ., !,_ tand r . 
mart en r arc r placing the traditi nal en· r th t cc on u d. 1h'I.!·L1...i51 
tandards pecif ts f mrnon communi ati n interface· t tand rdizc the 
c nnccti it f transduccrs t micr pr essc r, instrumentati n s st ms, and n ·t rk ·. 
p cir ing different ·tandards that add re .. th r the 
de cloprncnt f mart net w rkcd tran .du r · Th • · 1 • r n thcsi · ' as na r 
down to doing a imulati n of the cle trc rue dat sheet that 1i; a , narc ' rth the s art 
The clc tr ni data he l k · the l an du· T · mformati n. A s11 uluu n f hov 
the data he t ccp and rctri c th trunsdu crs mf rmat. n l an from the I A an 
Flash memo · on sma t 
. en. rs and. cs as. t '. t b ·n h r r th s wh lint to •nhan • thc pr . ·t 
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Chapter 1 : Introduction 
1.0 Chapter introduction 
This chapter begins with the basic definition f the mart ens r . imult t r 
project uggest d. The pr ject that wa g ing t be built i the imulat r f r m 11 
Tran due r Interface Modul ( TfM for cnsor and actuator . It also addr th 
ne d for a TlM in indu trie . he m ti ati n. for the r ic t arc also utlincd, 
Various aspec f the project uch a cope and limitau n arc al o dn wn up. inall a 
thor ugh pr ject chedule as created for the entire de cl pmcnt pr 
I. I Project introduction 
The incrc ing miniaturize lion of .cns irs and a tuat :>r · fer cd t a· 
transdu -ers ha I d t n c rpl n in cm 11 r r transdu er nctv 
The term smart i used t refer t tran due r. with a rtain le cl r p erf rrnan ·c nd 
imple data inpu utput. here ar a I t f ad antag 
including reducing wiring cl -idcnti 1 ati n and auto- nfigu ati n. , cl -rd int: 1 au in 
impli re the onfigur ti n nd manag m nt f .1 It m nl 
problem howe er r main· · mmuni ·ati 11 b •t\ ien the · intral muna • ·r an l the 
' fr )Ill 
118, p 11 and R .. 2 l Eth rn ·t an ppl :1 nlk. Tran · iu · ·1 mu 
to an one of th '. e n t' 
rnnnufu .tur ·r o .snot nm h1 ·h to SllJ J 11 UPI< 11111 • 11wllq I Ir l 
· nn · ·t · I 
I tht" th· 
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necessity to remain comp titive, but the demands on developers can be high as often a 
new protocol means a complete reimplementati n of the transducer interface. 
This is where l 145 I enter the picture. l ·EE 14 I is a far i I of rrop s d 
standards for ''A mart Transducer Interface for Sensors and uuators''. T rcth 
standards provide a single c mmon interface etwecn a transdu er and tcrnal n t 
independent of the netw rk pr toe I in u c. hey co er nctw rk apablc rn rt 
transducer fr m the b ic transducer intcrfa c up to a high-le cl, objcct-rn d I 
repre entati n of their behavi rand c mmunicati n. The g al f th 
separate th de ign of the ensor and actual r from that r the net rking ntr JI ir, 
and t mak the network pr t c I tran parent t th tran u r. 
The five current sub-pr p sal arc: 
• 14 1.2: "Transdu · r to !1 .mpro · tssor Com11111111 ·at1011 Proto iol« and 
Transdu · tr HI• ·1ro111 · I a/CJ • '/1' '111• 'I hi ti n inc · the inter : .c 
b tween the tran du er hard. arc, ·r art tran ·du r inlcrf cc 
module , and the nctw rk · ntr II r all· th· N AP n l'· ork apablc 
application pro c · r . A .cn .or en or ha· umpl t implement .upp rt r the 
IM idc f the l 1. .. int ·rfa . and then· n t pc f ·t t nal n 'I\! r "UPP tl 
ma b • us d throu h an appr priat ·I ·h s ·n N Al 
• 145 I. I: "N uwork Cut ahlt: Appl) · ttton I'm 'essor /11 mm 11w11 Ia ~ •1'1 This 
propo ·al is intended t > cvclop the N I mt hr 1h •1 I • cl t 1 
fun ·11onnl. ltaus Ju' 'I n.)t llilpl ·111 '1\(1\{1 I\ ll\ I I) 
.·tun lnrd11 ·Is flwar 1111•1f'1··I11 • n111 • ttnp th N I t) 1 n ntr Jn •t\\ tk 
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• 1451.3: This draft proposal is an attempt to develop a multi-port version of 
1451.2, allowing a single TIM and CAP to control multiple transduc r. b 
sharing a single bus. It has not yet been a pr ved by the I I ·,I~. 
• 1451.4: Thi draft prop al i intcnde t define n interlace 
analog transducers. rt i in the very early tagcs of de clopmcnt. 
• 1451.5: Thi draft prop sal is intended to define a wirclc s tran du er int rf 
if nti n ri r 
lt is al o in th very early tagc of de clopmcnt. 
How ver the fl cu of thi project n I ... " • 1 51.2, • IM hich v ill be 
defined later in the chapter. The irnulator fi r a T£M v ill ' built and te tcd .o that it 
will a gi ea repr entati n of what it ould c Ii e in r al life 
1.2 Project definition 
J:::..-. 14 1.- TIM tand ri r mart 1 ran du r lntcrfa M dulc rid it fines 
a digital interfa and erial mm uni at ion pr t I \i hi h all \ · an tran: duccr r 
group of tran ducer to recci e and send digital data u ing a ommon intcrfa e. • his 
c mmon intcrfa e allc the " ran du er In 'P ind int Int· I ace' Tl! • is a I -v ir · 
erial JI u that i irnilar in man v a t l us. Th· 'I'll impl ·rn1.mls 
crial data c change with allo ancc I r han hoking an 1111 .rru] ts, h s ' 111 • I 
supply line' and permit · hot- · appin 1 of' mo ul \' r plu 1-a11d-plu a1 al iht /\11 
tran du er can be adapt ·d t the I I 1 2 pr t 1 ol \ uh u im rt I 1 tn .duc ·1 Int ·1 11 • 
Modul ' r : TIM. hi. uildin bl k r th. 1 I ."lnmJ II l!'i lh. h ·nrt tr th~ It\' I 'Urtlll' 
s stem. ll ·•\11 I us. impl ·us 
·hunncl ) I'<.; nmt in I lltl tttdt l Ut\l pt . \ . ·r h. 'I I 1 I 'Ir Ill\\ lu11 ·11 HI. lih 
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signal conditioning, signal conversion and linearization. If added extra hardware it an 
perform functions such as spectrum analysis, fuzzy pattern recognition, a apti · n 1, c 
canceling or any specific algorithm needed. he ucccss of lf•,er_., P 1451 depends on the 
development of STJM' to meet individual needs· nd pccial appli arion ·. 
A TIM i a module that contain T , I gic t pl mcnt the tran du r 
interface, the tran ducer( ) and any ignal con er i n or. ignal on iti ning. It 
of I to 255 sensors or actual r or any c mbination f them, A , /\ an igital II 
to interface the en r or actual r . It also r on er. 1 n ir uit addr ·s. 
I gic, and digital electronic r 1111 on crt the sen: r r a in int 
digital form, or t con crt digital utput l rnani ulatc u ituat r. t and m th· 
network. The addr logic facilitate' communication bet ccn the 'JM n an N AP. 
hrough the N AP en or dau i pa c t Wh n a 'TIM nt ms m ire 
than nc transdu er, it ma b referred lo a a multi harm I TIM r a multi ariablc 
11M. 
1.3 Project motivation 
Moti ati n f this pr jcct arc: 
• To ha ea deeper undcrs tandm 1 f hov STIM v o ks 111 a r ·al in rr nm ·n1 
• und r tand h v 
s stern or net rks 
• To I · 1rn he v , Tl .nn nil '' · ·ns 1 111 mul ' ·tut r · 
IM .an ·implif th · un lt it f trans u · •p; t • nlrc I 
1111 1 c 111ultq I· 
·I 
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• To understand the ability of self-identificati n f the transducer to the system. 
• To understand how the T D data are enc ded and kept in Flash memo . 
1.4 Project objectives 
The objective of thi project are: 
• To build the simulation of h w the T 
and LA l l. 
data arc read and write int the RAM 
• To under tand how the T data are encoded. 
l.5 Expected outcome 
/\ imulati n of how the 
will b en. 
All th inf rmati n f the irtual tran duccrs an be ·t re rctrie cd fr m the 
data arc tran milted t and fr im ·la h mcrn r 
fla h area. Inform ti n uch a m: nuf tur r I , librati n data, \I r t-case 
channel scenario, l wer re ngc limit and upp 'r range limit an b ic ed in he ade rrnal 
f rm. A a re ult thi interface appear to be unf i ·n I · nd 
nl . 
1.6 Proj set seep 
f thi pr jcct t build th· TF[ 
and a simulation r h v th· 'I EI ' uta \\ tll 
Iransdu ir Fl· ·tr m · l atu h · ·t 
t 111 f· I 1 h 
memo and I "M Th . st )t 'I t • t I . t I 11 ~I s \ Ill l • I· I 1 h Ill 'Ill H t J l' I h • 11 ·I ' 
ill .onsist ( f h mn .ls \ lu ·h II ( f th. !I '1\1 ll(it II\ I . 'I\ t)I I here H ~ l\'P )I 
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TEDS data blocks namely Meta-T , Channel T _,, alibration T S, Meta- 
Identification TEDS, Channel Identification T DS, alibration Identification Thi , , 
End-Users' Application-Specific , and cncric Exton ion Tl·.D . he Mcta-Tf 
and the Channel T D are mandatory while the re l arc pti nul. In thi 1, c nl 
the Meta-T D and the hann I T will e implemented. The sens ill b 
used is a temperature ensor and the actuat r will be a fan. B th the transdu er ill b 
virtual in the ensc that the tran duccrs arc dumm not real. 
1.7 Project limitations 
nly unsigned data will be done to c entered in the 'lash memo There ' ill 
no fl ating p in or sign d data. haractcr are al n t in tuded, Ba 1 run ti n • u h 
a read, write and clear will b nc f r the ·la .h mcm r 
1.8 Project de lopm nt sch dul • 
Thi rep rt c er the all the haptcr r W ~' 18l and W l·S 182 hi h 
b gan n 23'd Jun 20 and wa mpl ~t d . A t ta! f L n kc 
activitie ha e been mplctcd thr u ihout th . pro • ·t mpnsrng f the r ll win I 
Tabl 1. 
o. Key activitie 
I. lntrodu ti n stu 1 
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6. Presentation WXES 3181 Week 12- Week I 
WXE 3182 
Week I- W k 7 
W c 8 W k I 
W ck 11-W 1_ 
Wee I - W • I l 
7. 
8. 
9. 
10. 
Table I. : Pr j t de cl pmcnt all cau n. 
Th following anu chart Figure 1.0 and f igurc 1.1 shows the schedule of th v h I 
project that i WX 3181 and WX 3 182. 
Task Name I OIJ'tt1on 1 start fiish 11 Jllle J :..,Y 
1 Introduction & objective study 10 days Wed 23iU6.Q4 ()3()7,()4 
2 Lneratue review study 31 days SLrl 041U7 AJ4 Wed 04mio4 
3 Methodology pl nnlng 10 days Too OSJU6.()4 Sun 15.()8.()4 
4 System analysis 14 days on 16Jtl6.()4 on 30,()8,()4 
s System De ign 20 days Tue 31I06AJ4 on 20A:l9.o4 
6 Presentation (WXES 3181) 9 days Tue 21 /O!W4 Too 30AJ9.04 
1raskNsme 
1 I Sys1em ln¢1nert&lioo 
2 I Sy~emT~ 
3 System Evaluml & Cad! ICfl 
Fri07,()I~ 
100ID> 
Fn15.0~ 
40 day tim 15111~ 
28 days oo.411 iOS 
7 Mf fuJ 17AJWS I 
·l pm 'Ill 1Ut1tt ·bm t I F.' I 
? 
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1.9 Report layout summary 
This report covers the proposals, project development methodology s hem ' 
involved in the development of this pr ject, y tern implemcn ti n, ystcrn c lu rion 
and others as outlined below: 
{i) Chapter 1 - Introduction 
This ecti n of the project entail an crvicw of the project. A onclu i c 
bjectives f the project ha been drawn up. In additi n, the limitati n and th· 
development schedul of the pr ject i al o gi en. 
(ii) hapter 2 - Literatur r w 
lain about the re· ar h and stu J rhut hu: be n 
er the d nc to de cl p the pr [ect. It 
(iii) haptcr 3 - Mcthodolog 
This chapt r de cri c and illu tratc th m ·thod I ) and lannin • in I cd in 
the pr ject. A detailed tud ha· be n d nc t list d n th' re uir im ·nts and th· 
de cl pmcnt t I. in ol cd in thi. pro ·t 1. al· listed. 
{iv) hapter 4- stem nal . L 
In this haptcr the pr ict t l ml 1: anal '/Cl then ughl Ill t tll th· 
r quir imcnts 11 • ·d · in H 1:1 t l uil 1 th· l r >J • ·t 1. li:t •I It ·o oi: 11011 li111 .uun ti 111 I 
also h rd ar re [uirem ·11ts 
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(v) Chapter 5 - System Design 
This section reports the various aspects of the system design phases in this 
project. All the development module are Ii ted and appr priatc steps re ta en t d 1 in 
and build the modules. 
(vi) Chapter 6- ystem Implementation 
Thi cction di cu e about how the tern was implemented. It include bout 
the programming language u ed, me of th c ding, and the ding t I . 
(vii) hapter 7- • ystem Testing 
his chapter di cu c ab ut the tc ting that v d nc thr ugh ut the h le 
pr ~e t. 
(viii) hapter 8- yst m I•, aluation & on lusiun 
hi chapter in Jude ab ut the c aluati n f th' . item \. ht .h rn ludc 
bjccti c achic cd.: tern cnhan imcnt, r bl ms fa ed. an 
1.10 hapter summar 
l lo cfull this proje t ill be a, t ·pp1n' i;t ne fo1 th "'' ho v ant to .nh 11 .e thc 
pr ject. 
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Chapter 2: Literature Review 
2.0 Chapter introduction 
This chapter entails the overall study f sensors and its ountcrp ns. Thi. h pt ir 
will begin with the importanc of networking the tran duccrs and the barn rs ri r 
transducers manufacturer. The functional capability of a mart ens r will al 
explained. 
oing on, the chapter will discuss about the I~ • · hist and the a ailablc 
tandards and why i there a need f r them in th indu try/g rnmcnt an wh are the 
being developed. 
Finally the e i ting IM will be di· u · ed and anal zed. 'I h · c, i tin 1 TIM 
will al o be compared ith th pr p ed proje t. 
2.1 murt transdu rs 
A mart tran duccr has t r idc more apabilitic th ·r than .irnpl .orrect 
rcpre entati n of a en ed r c ntr 11 d ph i al uantit . rding to lhl.l·. 1 
draf , a tran du er is int llig 'nt if it nt in. c tra fun ti nalit that sunpl: 1 • th· 
int gration r the tran du r int an n nm nt. n th ·r smart atur 1: 
the a ility of 'elf-id ntificati n or the tran ·cluccr the s ·t im. Thi: i de nc 
pro iding the apal ilil to m c kev 111ri rrnau n al out th tran .duc ·r · nd its 
p rformancc in a stander i1 • C 1111t in n small umount r n 11 ol iul · in uu 1 
as: iated ith th' transdu · r. qU 'I\' (I lll1 th' 'i 'ii 'Ill lh' lnlll Ill' ·1 'II\ 
idcnli l th. host 110C'~l\I\ l Sl 111I11 It/ lllOll or th 'SC h l{tltl'S Ill t '!I" •. 
intc1 p 'ta ilit 
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2.1.1 Transducer interface problem 
There are many barriers for sensor manufacturers. his includes: 
• Large number of different n tworks to upport. 
• Lack of network software know-how and support. 
• ignificant sensor interface ftwar devcl pmcnt f reach upp rtcd n tw r . 
• Lack of a tandardized en r interface. 
Becau e the tran ducer and the network mu t c their two interface dir ti 
to the application any trial to migrate the applicati n t 
for a complete rede ign f the applicati n interface the ne in ir nm int. 
Transducer manufacturer and tern int grat r current! truggle ith the. c i ucs 
The tran ducer roducts take a I ngcr time t mar ct ith higher pri e tag be au c the 
rcdc ign pr cc i time- nsuming s n c 1 n 1 '. 
ransduccr rnanufa turcs c pand their engineering cff rt t io er sc eral 
c ntrol netw rk ndor techn logics in tcad de igning a de i ·c n c f r ·II nctv rk. 
that upp rts th tandardizcd interface . 
o there .amc a need t net rk the .ens r '. 
Netw rking mart en or en hie caturc: n t rca ii a ail able ith tradiu nul s •ns )r .. 
• · he sirnplifi • rs th · t tal s stem ·ost 
• 'Time aware" for tirn ,_ tampin I run ·ti 11 
• Lo al net r in 1 t share mca 'ur ·111 nt an ·011tn I 
• I ro idc Int .m ·t conn· ·11 11 , thu iu ·a11 11 • { s · th 'sl'll.'nt 1111 1111 111 n' 1'1 H\\ 
11 
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Functional capability of a smart sensor: 
• integrated intelligence closer to the p int f measurement and control 
• basic computation capability 
• capability to communicate data and information in a tandardizcd digital ormat 
(self id ntification to the sy tern 
en or h Ork 
.ornmunication 
ignal 
conditioning 
and 
analog-to- 
digital 
rnn «'r. ion 
pplication 
algorithm 
eh or 
1igur 2.0: Int gnat id tv ork d Smart nsor 
Example ne d in go ernrn nt/industr 
Networked sens r ur needed in: 
• ·ample I: Na nee f th u and 
enhan e aut mati n be au. f the r · u icd-munrun 1 pr ' om. 
• b, ample 2. 
hara terizc air 
eing n icd · hund eds r s ms irs to in mt r un 
• 1: am] le : /\11 th· •, a1111 I• f u .111ml :-; 'II' 1 11 .tv Olk ·nnli tttatu 111s 111 
sen >rs 11c · to • mmuni .atc In· tl ' 1th th· pt)·· st 1 10 11 • ·11t ' •th 111111 
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problems and failures. To address this application, Andigilog (Phoenix, AZ has 
designed a monolithic semiconductor junction temperature sensor tha; include. n 
serial two-wire digital output. The temperature en r' analog ignal is 
converted to a digital format by an on-board delta- igma nvcnc . 
Communication is accompli hed via a irnple two-wir , MBus- ornp tiblc 
serial II port, a ubiquitou erial interface Ii r computer cquipm nt. 
2.1.2 tandards-based solution 
A standardized approach is to interfacing b th the application ith the net' r 
and th micro r ce or with the tran du er de i c i being implemented. m anic i can 
eff ctively pr vidc -indu tr upp rt for their pr duct. hile I wcring the 
engineering and time to ma kct i sue· that .ur cntl plagu · irn] I 1t1 ntcr . ·1 h ugh 
tandardizcd or common interface, the arnc tran du crs • n b used on multiple ntr I 
network . 
mart ~ aturc arc being int grat d int r tran du· r . Thi 
f digital c mmuni ati n and n ·t rke nfigurati n f r · nn .cun 1 sensors an 
actuators is increasing. i tributcd en ing and di tributcd c ntrol ar hitc tun; is the 
trend now. The nctwor cd .cns r le ·hn log that rs uppli 'U t 1 mmcr ·ml 11 
n urner a plications in lud '· a H space an nut mou c mdu uriul aut man n 
pr ·c, · ntrol mart buildin 1 and h m •. 
, mart sens r. are replacin r tra iti mil 'i ·11so1:. •.pl 1l1111 th 'ht '(H II 
tr md 
mi ·ro .ontroll ·r t11\lt nncl th· 
rh ·t, .... 111:11 t "•n H · 11 • !HOVI I· I • .\11 1 1 lttu n II 
' '11 01 I 111 1 I 11\lll II tit H 
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practical- to-use form. Signal conditioning, digital conversion, and proce ing might be 
included to allow an easier way to interface with higher level systems. 1 Iowcvcr main 
innovation that smart sensors offer is the netw r capability. Most probably the future 
will show many small but clever en r th l hare inf rrnati n u ·ing ten ri n etwcr 
arrangement. 
I E 1451 standard have recently ruled such standards. The aim of thi 
standard, which is comp s d of f ur part 1 51.1, 1451.2, PI 1.3, PI I. 
enabl plug and play at transducer le el, tandardizing data tru tur and 
communication, and to simplify the creation f n tw r ed n r model er a n 'h r 
independent sy tern. 
l Iowcvcr If · s eci re at least tw la er ct ween the tran sduc r and the 
n tw rk: fir t, th 1.- mart ' ran du r Int rfa M dulc TIM t 111t rfo c 
ens r and hold th ir 
1451.1 Network apablc 
c mmunication and it i able to run pr gram 
data Tran due r ~ lcctroni ata 
that upp rts nctv r k 
all and to ' o .ratc ith other 
NAP. 
2.2 History IE 1 •~ 1451 
1 · ~i:: I I is a nc famil >r stander s an pr >P >S ·d stand irds Ci • nn .cun ' 
smart transdu .crs to net orks • h · rr t stnndar I I 1 l • publi.h v 1s ll·l·I~ I I . 
hi ·h was a pr I in , pt •111b • r I 7 \ hat 1s IFl~h I •I I 
• 
14 
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• It is the specification of a digital interface to access that data sheet> read sensors, 
and set actuators; and 
• It is not another field n twork; it i an pen standard which may be u cd with 
different networks. 
I 1451.1 describ s then tw rk-lcvel, objc t-oricntcd m dcl f 14 l d 
1451.1 aloha been appr ed and i g ing through the fi rmal pr 
published as an I -- , -- standard. 
s b in, 
Its purpo e are to: 
• Provide a general transducer data, ntrol, timin 1, c nf iurati n and alt r ti n 
model. 
• Provide a ct of mm n intcrfa c for nnc I.in} .cn 
instrument , and ontrol and field net or . 
nd actual r · t 
Main goal for 1451: 
• e clop nctwor independent and end rind ·p nd nt lran. do· .r int irla cs. 
• he tran duccrs can be repla id/m cd ith minimum [fort. 
• ecrca e err r pr ne, manual s tern tcps . 
• upp rt a general iran .du .c ata ' ntr I, timing. · n iguruu 11 011 .alib 111 n 
model. 
• [ · clop 'rnnsdu · ·r Ek ·tr }111 • nt;1 • h ·•I· rh tl tcnuun to •th •1 \ tlh th· 
t ansdu c unnu 11 nnal p ·1 tit n 
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What standards are being developed? 
• IEEE standard 1451.1-1999, Network apablc Appli ation Pro c .. or (N Al 
Information Model for smart tran ducer Publ ishcd standard. 
• IEEE 1451.2-1997, Transducer t Mier pr c s r ornmunicati n Proto n 
Transducer I ctronic ata heet (T ormats Publi hcd l ndard. 
• P1451.3, igital rnrnunicati n and · ran due r -.1 ctr nic ta h t 
• l P1451.4, Mixed mode or mum ati n and ran ducer 
lectronic ata hcct (T-. eing de cl pcd. 
cncfit fr m 1451: 
For ensor manufactures 
• iffcrcnt produc ma be de cl p d iu t b changin i th T ·I . 
• .. tandard ph sical inter! a c . 
• tandard calibrati n 'PC iii ation 
or stem int ·grator. 
• cl f-d > iumcntin hardv ar · ind s I v ar · 
. terns that is "\Si .r t nnuntum • 
• M · ·h mism r st ire 111 t ti!. t1 n I ·t 1tl" 
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For Application software programmers 
• Standard transducer model f r c ntr I and data. 
• Same model for acces ing a wide variety of measurements. 
• "Hooks" for synchronizati n, exp ctations, imultane us ampling. 
• Support for multiple language . 
For End u er 
• ' Plug and Play" sensor . 
• Analy i software that an aut maticall pr idc: 
- phy i al unit 
- reading with signifi ant digit 
- tran due r p i ficati n 
- installati n detail uch a ph al I ation an f tr~ n sduccr 
2.2.1 IE~ 1451.2 standard 
he 1451.2 mart en r stan ar defines a "plu l-and-pln ' .apa ill in ·1 
tran duccr module, hi h i achi ed thr u ih an le tron: data . hcct" It fines a 
digital interface t acccs thi dau heel, read insor data ands ·t .tuat l s As t r r ·a 
and write I gi fun ti n · t H c · the "tran du l ua ·h it" in trnns u .crs 
re specified. The standa d tri ·s l 1ffi · lttt'i l ·s1 'tl .rs lrn · tru Iii! n tll 1 
fa .ed in est' blishin 1 mmuni ·at1 
main l )r I or the stun lard I.' t ) pt 
nnn 1 • n l\ o ks ind u 111 · l11cr1 t 11 · 
1111 ·1 !'1 't' to ·111 ·1 ·ntl '{ll\11 • ·t 
transdu · rs to 1 1 re < ntr 11 .rs on It< · nn · ·t 1111 't • mtt< II •1 I 11 ·l\\t11h'> 
17 
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Sensor-networking is a fast growing technology. The transducer industry these 
days is dominated by analog transducers and interfacing these tran uccrs to a 
measurement and control system is a hassle and very o tly. Multiple ontrol nctwo king 
solutions are developing, each requiring a cparatc and igni 1 nt ff rt on th part r 
transducer manufacturer . 
However, networked tran ducer ffcr ignificant ad antagcs t u er , uch a : 
introduction of elf identification of en ors t the net or or s tern, I - 
documentati n, im roved accuracy and reliability u ing digital ommuni ati n 
enhan ed product functi nalit c.g. diagn ti , multi- aria I en· rs, rernot • 
pr gramma ilit , co t reduction in iring and in tallati n, in pro ·c ·s d '. i .lc, and 
in c rnmis ioning time. All the c arc ignificant ontributi n r du ti it 
improvement and will benefit r duccrs, cndors, stem int' rrators and us rs 
However, there i urrcntl no defined on m n digital imrnuni ati n intcrfa ·c 
tan ard between tran du er and nctw rk 
"'ach tran ducer m nufacturcr ha t buil th 
manufacturer. annot a lord to. upp rt sc en I c mtr 
urrcntl tran du 
, .. p 14 1.2 tandard fi r a mart Tr ns u er Int ens rs and A ituut irs • 
Tran ducer t 
ata heel (T 
r rnmunican n Prot ·ol nd Tran. duce ·I· ·tr 111 s 
and it ~ rmat is t add re , the: is. u -'S 
The obje ti of {hi. stanlurct IS t mnplrf r m:t\ (II ·l 
transducers b dcfininu th hurdv ll' •tn .cfh;11• l1t·.., th.II I mt J•1 ·nl 11 
I i 
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individual control networks. This project has developed a standard hardware interface to 
connect transducers to network-capable application proces ors or microprocessors. 
A Transducer Electronic Data heet and its data forma are spc ificd to pro id 
a standard way of describing transducer to mca urcrncnt and c ntrol . tern .. Th 
project specifies a communicati n protoc I f r the digi.tal intcrfa c. Thi protocol i u d 
to access the T D , read en r mea ur ment and nd digit I crtings to a tuator . h 
digital interface is u able by different type of sen ors and actuators. 
he NCAP mediates between the IM and a digit I net and ma pr vide 
local intelligence. The TfM c mmunicate to the network tran ar intl 
ran ducer lndep nd nt Int rfacc' that lin it t the N AP. 
ia the 
2.3 mart transducer functional sp • ·ifi cation 
2.3.1 Transducer chnnn I typ ·s 
The ix channel type are a f llow that the tandard pro 
r: en or 
>" Actuator 
r Buffered en r 
y ata cqucncc en r I Buffered 
r: -. cnt 
a] , •nsor 
A sense 111 ·a ·ur ·s s nnc 1 h :1 ul pnram ·t ·1 Ith· 1 h . 1 ·ti 1 rolo •.1 '.ti tu 11 
·h .mi ·ul on dcmun an r .tums 1tit11 lnln r 'J t -.· •n11n ~ th ti p.u uu ·1 ·1 I· i ·' ·h 
U
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triggering event, a new data set must be sampled. The data set available to be read must 
be the result of the most recent trigger event. A sensor measures the state or the 
environment. 
b) Actuator 
An actuator is a transducer that accepts an clcctri al signal and on rt it int 
physical action. When a triggering occurs, the actuator talc ch ngc t m 1 h the data 
et most recently set to i l. An actuator ct the lat f th n i ronmcnt. 
c) Buffered sensor 
/\ uffcred ens r i different from a simple sen· r c au ·c it has a inglc le cl 
of data uff ring on the utput hanncl. 'Or each triggering c cnt c new at set mu t 
e amplcd. The data t ailablc t be read mu t be th' d ta r the c ond m t re cnt 
trigger c cnt. 
d) Data sequence sensor I Buffer d data scqu nee s n or 
A data sc ucnce sen r ac uirc data ntinu u sl . 'l he d· ta set sci 'tic must b 
the n acquired immediate! f II ing the trigg r. The data II 
mu t be enable r di a led b m an r a · ntr I ' mm n . The ntu · t a qursit: n 
timing need not be peri die, 
e) E ent scqu n , s nsor 
/\n c int sens 1 pr Ju· .x n ·1 in ti ' h ·11 • 1 ·1 • ·1ft ' 'Ill ' i lu :1 'II ti 
must I th • sum · . 1 1nul Iha! is u · J x '11'.tll'i 11111 I 1111\( I I l I •kn t Ill~ 
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events. The event may be a digital signal transition r an analog signal cro sing a 
setpoint. 
2.4 STIM Functions 
Each STlM shall irnpl ment the f llowing function : 
).- Addre sing 
»: Interface data tran p rt 
).- Meta-T 
;-- lobal tatu 
r lobal contr 
r nggermg 
r I lot-swap capabilit 
' Interrupt 
r Interrupt ma mg 
ach channel of a IM hall implement the f llov ing fun lion : 
r hanneIT 
,... Tran du er dat 
»: talus 
I"' ' n tr I 
Ea h .hunn ·I ma als unpl nn 111 th foll v 111p pt1 mil I' 111 ·11 11 · 
alibrauon Thi S 
"alibrat: in I ·nttfi ·ati n TEI ,' 
. I 
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)..- Channel Identification T S 
r: End-User's Application-Specific T D . 
);.- Generic Extension T D 
»: Self calibration 
);.- Self-test 
2.5 Exi ting TlM 
a) Pl Micro M U as an lEEE 1451.2 ompatibte : mart Transdu r Int rfac 
Module ( TIM) 
There i curr ntly no defined indc ndcnt digital cornrnunics tion intcrfa c 
. With ut 
an independent, opcnl d fined interface, tran due r int rfa ·in 1 and int grati 11 arc time 
c nsuming and duplicated cff rt b nd r arc c · n mi all unpr du ti '. 'l his 
interface pr vidc a minimum implcmentati n u l that allow clf-idcntificati n and 
c nfigurati n f en r and a tu t r , and al. alto 
provide growth and pr duct di If rcntiati n. 
xt in ibilit .n ors t 
The Hewlett-Pa kard 
N /\P (Net apablc Appli ati 
I .mb .dd id Eth im ·1 ntr II ·r i · th· 
e · or for this ·tr pli ·ati n N 'Al prirnai 11 
m diatc between the TIM an a parn .ula: int ·1 Iace Th· N in \ a I l 1 ·1 f 1 m 
orr ·ti< II of' th , ml Ill i iu ·lu I• lPI 11 · ttwn :1 r 1f re I ti 1 
pro· ·s. in, and 01111' I fun ·11 n tltt lh • '< ntrull •1 1. t 1111 I ·t ·thin' I " iv 1 
solution Io nm11ufo 1111 'Pi f unnrt "'ll\ 1 • tud a t1111t 1 ·• 01 lu1 in 111u1'1 ·1111 ·1 · ,I 
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, products with embedded control who need a way to rapidly create smart thernet-read 
devices that can scale to complete solutions. The -6 5 1 supp rts PIH\ F P 
and HTTP protocols. The Microchip PI I 2A and 93 8 Er ,PR Marc th 
hardware base for the TIM in thi project. 
The phy ical connection between the N AP and the Pl I 62/\ lM is a I - 
pin Transducer Independent Interface (TII . he JI is built ar und as nchr n u crial 
comrnunicati n based on the erial Peripheral Interface Pl protocol. The S P 
m dule ofth PI 1 62A i u ed for Pl communi ati n b tween the N Al and 
lM. When d veloping the T , one parameter to c n ider i the ma imum data rate 
f r Pl tran fer . he respect: e T micro M p cificati n h uld I be onsid red 
for thi T entry. The 14 1.2 interfa c pro idc · for the cquen c of reading and 
writing bet ecn the N AP and th . f!M. he t I cl pr to I· ar · r a Iran , v rit 
frame and triggering. 
f n this product, hannel I i. a I -bit actual rand hanncl 2 is a I -bit · ins 
When the de ice i trigg red, the c hcd actual r aluc i pie I) the · •n sor data 
buffer. The actuator has a "di idc b 1 "and the en. r ha a "multipl 
b IO'' correction. With the n .rs: n from float lo un ·1gn .d sh rt int. icr uint I • (ht; 
f II wing loop ac tran f rrnati no ur : I 
fr m channel 2. 
he gal of the I "'I·" I 1.2 standar 1 t pro id· an industr standard 111t •tfit • 
rite ·ha1111 ·I l ith I_ . _ Read I_ 
to ef ici ·ntl 11 ·rs 
t i nct orks M1 ro hir 'I\.! hn II •1 · 
thut • n b im1 lcrn 'Ill d :t'i th "!I 1 f' t • m11 It IU. \ tlh th· II l•I• I l I . t Hl llU 
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2.5.1 Comparison with existing TIM 
One existing system of JM is examined and compared with this projc 't. Th 
existing system is the PICmicro M U as an I ' · - I 451.2 ornparibl · m rt 
Transducer Interface Module ( TIM). The c mpari on table i a hown In Tablc Z. l o. 
Implementation 
Tran ducer Virt ral tran .duccrs 
Ja a rogramming 
Meta- ... and hannel 
Ta le 2. mpan n b tw en i ling ' t im and pr p · id tcm 
2.6 haptcr sum mar 
he vervicw f the te hnical asp I' l ...... E I I._ ha been pr· entcd in tlu · 
chapter. In addition, me f the pra tical n idcrati n f r implcrn ntati n supp rt r 
the tandard ha c been di. cu scd. 
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Chapter 3: Methodology 
3.0 Chapter introduction 
This chapter entails the entire methodology for building the T . , 
simulator. The tools to build th T will al be di cu sed. Mcthodolog here me n 
a way of d veloping a oftware product. 
3.1 Object oriented approach 
o pr gram the T ... an object oriented r gramming will be appr a hed. 
ject riente programming i a t pe f pr grarnrning in hi h it define n t nl the 
data type of data tructures ut al the t pc of operation· function that an ea pli d 
t the data stru turc. Jn thi wa , the d ta structure be me an bjc t that in lude b th 
data and function . In addition, relation hip bctv ccn nc bj' t and on >tl1c1 can be 
r at d. · r an inh rit hare tcri ti 
f th principal ad antagc r objc t-ori ·nt d r trammin I I hniqucs er 
pro cdural pr grarnrning t hniquc i that the enable pr gramm rs l real' m 
that do not need to be hanged hen a nc t P' of o ~c t i. a c A programmer 'an 
imp! Ie turc from » isting bic ·t ·1 hi" 
make bje t-oricntcd r gram e: ·i ir t m dif . 
The fir t 't p in 
how th re lat t 
P i · t id muf all the O~J • 'tS u ant tc mnmpulatc un I 
IM! ft 'll 110\ 11 'IS fntn 111 .lm ' 
i cntific I •f 1t1 I tilt' kut I I I ti l fl 
. mains and an lo iic :-; .qu ·n · .s th ll • in munmul 11 • 1t F ih t'\1111 'I I lJ't • · • [u ·m· 1 
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known as a method. A real instance of a class is called (n surprise here) an "object" or, 
in some environments, an "instance of a class." he bject or class in tance is what ou 
run in the computer. Its methods provide c mputer in strucu n and the class object 
characteristics provide relevant data. Y u communi ate with 
communicate with each oth r - with well-defined interfaces called mes age •. 
and th 
The concept and rule u d in bject-orientcd pr grarnrning pr idc th ·e important 
benefits: 
• 
• The c nccpt f a data class make it i le to define sul .la · c · I data 
object that hare orne r all f the main cla all ·d 
inheritance this propcrt r I f r cs more thor >ugh ala an I is, rcdu cs 
de cl prncnt time, and en urc more a uratc c diun, 
• Since a cla define nl the data it nee t b nccrncd ith, \ hen an 
in tancc that cla • n bject i run the \ ill n t be ble t a idcntall 
accc f data hidin ) pr id s rr at 
s tern .urit and a id unintende data 
fa la is r 'U cable n t 111 th pro am f' r \ 111 .h j( IS 
b th ·r bje t-ori .nted and. r this in itiall 
reason, can • m re "lliil dist ii ut · J r 1 u · • ui n ·tv < rks 
r dnt \II 11 ., I \lit l I . • 
that is n >I ·111 • id 
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One of the first object-oriented computer languages was called malJtalk. I· and Java 
are the most popular object-oriented languages today. he Java programming Ian uagc 
is designed especially for use in distributed application n corporate network and th 
Internet. 
3.2 Project development tools 
Ther are many programming languages that can b u cd to program th 
urrent e isting TIM are built using . In thi pr ~eel Ja a pr grarnrning language 
would be u ed to build the T • . Thi i becau e Ia a implemen the bje t orient d 
appr ach. Ja a i irnplc, bje t- riented, di tribut d, interpreted r bu. t. c urc, 
ar hitccturc neutral, portable, multithrcaded, and d nami . 
3.2.1 Java is simple 
No languag i simple, but Ja a 
object-oriented programming language 
language, 1 1. Partial! m dcled after 
n id red a nm 'h simpl •r and ias t u .e 
hen mparcd t th p pular pr gramming 
I I I fa h s rcplt ed th' .omplc ·it r 
multipl inh ritan c in 
lirninatcd the u c or pointer . 
ith a ·implc nru lur nil ·d intcrfac and nls hus 
Ju pr l 1ra111111in 1 mod Is th· r "ti \I rld. I~ ·r thin • m th· 
orld r n be Ill del id as an bjc l. I· '.' 1111 le, a 'II ·t IS l1l ol 1. t, II p I ' I\ is ll 
obie .t, and a win I> 's 1 • iu 1 .un ob ' t I·. ·11 1 111>rtpl1 • ·n11 I 'I • · •1. ·I :t'i un ihi • ·t 
.. ? 
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Java is object-oriented because programming in Java is centered on creating objects, 
manipulating objects, and making objects work together. 
An object has properties and behavi r . Prop rties arc described b usin r data, 
and behaviors are described by using method . bject arc defined by using clas c m 
Java. A clas is like a template for the objects. An bjc t is a c ncrcte rcaliz tion a 
cla de cription. The proc f creating an object cla s i alled in. t ntiati n. J a 
con i ts r one or more clas e that are arranged in a treelike hicrar h s that a hild 
cla i able to inherit pr perties and beha i r from it arent cla •. An e tcnsi e to 
pr -defined la e , gr uped in pac age that an be u ed in program· arc f und in Ja a. 
~e t- ricnt d pr grarnrrung pr idc gr atcr nc I i Ii t , m dularit and 
rcu abilil . l'Of curs, obic t- ricntcd tc hnol has be 'fl p 'r HS an ·I itist, 
rcquinng ub tantial in c tmcnL in training and infra tru tur . Ja h h lpcd bjc t- 
ricntcd tcchn logy enter the main. tream or omputing, ith it simple and lean 
tructurc that all w th progTammcr t rite c • t read and \ rit pr gram . 
3.2.2 Java is distribut d 
i tri uied m utin in tn r ut .rs on a net \ l tnu 
gether. Ja a i de ·i med ma e di. tril ul · l · mputing ·us ' ith th' 11 ·I\ rk111 ' 
capability that is inherent! integrated int it Writin 1 n ·t, or pro trams in Ja a 1: Ii · 
sending and recei ing data to and fr ma 11 · 
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3.2.3 Portability: Program once, Run anywhere (Platform Independence) 
One of the most compelling rea ons to move to Java i. its pl Ht form 
independence. Java runs on most major hardware and s ftwarc platforms, in lu in 1 
Windows 95 and N , the Macintosh, and evcral aricuc f NIX . Ia a ppl t ar 
supported by all Java-compatible brow er . y m ving cxi ting s ftwarc t Ja a, u 
are able to make it instantly compatible with the c ftwarc platform . JAVA progr m 
become more portable. Any hardware and operating s stem dependencies arc rem ed. 
3.2.4 Java i interpreted 
An interpreter is needed in order t run Ja a programs. The programs arc 
compiled into Java Virtual Machine ode called b tecodc. The b tee ' is 1 a .hinc 
inde cndcnt and i able t run on an ma hinc that ha · a .lavu mt· rel •r 
compiler will tran late a high-le I languag progran t ma .hinc , d and th de i · 
able t only run on the nati c machine. ff the pr gram i. run n thcr machine , the 
program ha to b rccornpil d n the nati c ma hin the pr gram nee onl 
be compiled nee, and the te ode generated b th· Ja a m ilcr .an nm n arr 
platform. 
3.2.5 ecurity 
Java i one of the first pr irarnmin I Ian 'LIU ·s to ·011 'I I 'f .• .urit I as I 'II t c r 11"1 
design. The J• a Ian rua te, >mpil , ml •rpr ·te an I r1111hm · ·11 1ro11111 int ' ·1 • ·a ·h 
de ilop •cl ith s 111 it in min ·1 h · · 1np1l ·1. iot ·1p1 ·1 ·1, nu i .11 1 • nip itd I· 
row rcrs ull ontum sc ·ral I• Is .I • uut 111 'l'Htt : Ihut ru lt·1u1111 ·I h rcdurc th 
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risk of security compromise, loss of data and program integrity, and damage to system 
users. Considering the enormous security problems associated with executing potential! 
untrusted code in a secure manner and aero multiple ex cution environments, Ja ·1' 
security measures are far ah ad of e n th e devcl pc to ccurc rnilita 
and C++ do not have any intrinsic security capabilitic . 
3.2.6 Reliability 
Security and reliability go hand in hand. curit mca urc ann t be 
implemented with any degree of as urance \ ith ut a r liable frame rk fi r pr gram 
execution. Java provide multi le level 
language it If. Man f the Icatur 
I reliability me urc , beginning ' ith the Ja a 
f nd -+ that arc d t im ntal t pr gram 
id id in .I n ~I he Ja a 
t id ntif t p mi. mat hes n 
r liability, uch s pointer and automatic t p 
compiler pr vide everal 
other incon i tcncic . The Ja a runtime . tern dupli · tc man f the hcc s pcrforrnc 
by the compiler and p rf rm additi nal h k t 
form a valid Java program. 
rif that the c c ut 
3.2. 7 Java is robust 
R bu t means reliable and n pro trammm r Ion iuu '· tin r .ull ussur 
reliability. Ja a put a I t f ernpha i n earl he in 1 fir p ssible errc rs. s It 
c m ilcr arc able to dctc ·t man probl ms that " lUI Iu 'l sh{" up dw1111 • • ·ut1 11 
time in th. lun iua 1 'S J n limmn; •s I '1 tum IVj 1!-i or 11 l'' 1111m111r 011'111\I 'I. in 
other Ian uu 11.!S th 1l 01 pH 11 • to 'tr 1 • F 11 lll'it 111 · 1111 ·1: 
whi .h liminat ·s th f) ssil 1ht r \ ·r vutuiu tu '111 I ' \11 I ' I I HJ Ill\ I I 111 JI\'\ h Is I 
() 
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runtime exception-handling feature to provide programming support for robustness, and 
can catch and respond to an exceptional situation s that the program an continue i1. 
normal execution and terminate gracefully when a runtime error occurs. 
3.2.8 Java is portable 
One advantage of Java i that it pr gram can run n any platform ith ut 
having to be recompiled. hi i one posiu c a p ct of p rt" bi lit . It g n n 
further to ensure that there are no platf rm-sp cific feature n the Ja a languag • 
specification. For xampl , in ome language , uch a Ada, the I rgc ·t integer rte n 
different platform . In Java, the izc of the integer i the amc n c c platform, a, i 
the behavior f arithmetic. I a ing a fi 'Cd iz f r num er ma e Ja a pr gram. 
portable. The Java en ironrncnt it elf is portable to nc ha d ar • and > ratinu 
y tern , and in fact, the Ja a c rnpilcr it Jfi written in J 
3.2.9 Java is multithreadcd 
Multi threaded is the apabilit for a program t p irf rm sc er I tas ' irnultanc u I 
within a pr gram. For in tancc, do nloadin • n mp tic \I hile pin ing the tic\ uld l · 
con id red multithrcading. In Ja a, multithrcad ·d r trarnminu has 'II sm thl 
integrated into it, while in ther Jan 1ua ic . 1 iratin 1 s st ·111-sp · .ifi . pr .dur ·s Im · t< 
be called in order to enable multithrcadin 1• Multithrca in 1 is esp iall us f ii in 
graph: I u er intcrfa ·c ' l and n 'l\ r t 1>1rnn11111n' 111 1lJI r1 11~tnrn1111' 1111111 
things .an · .ur at th· sam · tirn • F 
urf the w > tit th. i-,nm. time 111 11 '(\\ I k Ir 
' 1111 Id • Ill j 
I 'Ill 'i 'I\ tn11ltq I· 
Un
ive
rsi
ty 
of 
Ma
lay
a
clients at the same time. Multithreading rs a necessity in visual and network 
programmmg. 
3.3 Development tools 
For this project the development tool u ed are as fi II ws: 
);.> Java 2 Platform, Standard dition (J2S 1.4.2 
>-- J reator L 
>-- The sy tern to be developed under Window XP Pr fc nal 
3.3.1 J2 ~ vl .4.2 
The Java 2 latforrn, tandard ~dition is al the cor of Ja a t .hnolog an 
er ion 1.4.2 rai e the ja a platf rm t a hi ihcr tandard. It pr id 'a mplctc 
environment f r applications development n de kt p and prirnaril 
involve Ul, connecti ity, irtu I machine f r the Ja a platf rm" Ja a Virtual Ma hine 
(JVM)) and core libraries. -rom lient t server, fr m d '. ktop t super omputer, 
improvement ha be n made t J2 , r . With er i n I .. 2, cnt • n · 
can n w u e Java tcchn · 
effort and in le s time. 
Ver ion 1.4.2 build u n the urrcnt L. I! f latf rm and r id •s ' en 111 r 
feature for de 'loper t uild int their appli uti ns 
de clopcrs can nc s1 ·n I ss t11t1 ' nun • iustom 
11111!11 111 1 I .. 111 un · 
' Hllf lt:h wh u I.' n \ 
part of the ore J ~I~ r-l uform Th result 1s !'1st ·1 upph tit in ·pr 1g1 mumn • rth more 
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consistency for enterprise development initiatives. New feature· in J2S ... v 1.4.2 also 
reduce the developer's reliance on other technologie such as or 1 , P ... RI , , L and 
DOM implementation in browser . This all w dcvel per to u ca inglc tc .hnolog t 
develop, test and deploy end-to- end enterpri c appli ati n and oftwarc, M st in hinu 
you want to do, you can do it in J2 user interface. 
Version 1.4.2 provide more way f r devcl per lcvcrag isting tern 
without changing their und rlying platform . lt pro idc addiu nal upp rt fl r indust 
standards technologi s such a XML, D M, , Kerber , L AP and R A t 
ensure operability across heter geneou platf rm , s stem and en ironrnent . 
Additionally dev loper and oft ware v nd r ma n w u ea nc end rs cd tandar 
override mechani min ver i n 1.4.2 to pro ide newer r ind r ed tandard 
su has R A, a the bee me a ailablc, 
application that ian run not 111 on Mi ·r n tn 0\ but HI 
popular platform such Ma S and Linux 
Fcatur ·s or .I I· : 
n oth ·r 111 r "1sin ii 
o Ab nra 'I Windo-, T > >lk1t T I Is th ti •11111 ·Ir 11 uns tc 1111 •pr 1t • 111to 
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native window system, including AP Is for rag rop. 
o Java 2D: APis to enable advanced 2 graphics, imaging, text nd printing. 
o Swing GUI components 
o Accessibility: APis and assitive technologies for ensuring an applications is 
accessible to users with di abilitie and meets government r quircmcnt fi r 
accessibility. 
o Internationalization: API J technologies include upport for rearing 
application that can interact ith u r ar und thew rid u ing the u er s n 
language. Thi include the lnput Method Framew rk /\Pl. 
The e five t chnol g: ar de igncd t be u cd t gcthcr t en le de uild 
fully functional r client applicati n that run and into irate nan ·Ii ·nt machine that 
support .12 _,, including Mier s t Wind w lari , Linux nd Ma 
3.3.2 JCrcator Li 
.I reat r is a powerful I ,, (Integrated I pmcnt .n ir nmcnt f r Ja a 
technol gie . It provide the us r with t mplr res, las br s 'rs, a d ·t ugg r int 
yntax highlighting, wiz rd and a full u ·t mizal l u · ·r int irfacc. 
er can dire ti ompil r un th ·11 Ja a pr irarnnunu v ith ut hn in' I 
activate the main document fir t. J ill out muti iull find the fil · ' ith th· 111u111 
method or the html file hol in th' appl t, an - th •11 shut the a1 pt p1i11 't )I 
U. ers ian nls .rcatc th tr J..: n t >>Is H tll111p J 1 ·1 I • I p111 nu Kil JI K 
appl i at ion. . u h as th • • mph ,, . it1t ,, pr ·ti..·1 rn 1rrh 1t H n v1 • 1,.•1 .l '1 nl u il:o 
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supports multiple complier tools that can be switched with the runtime configuration 
dialogue box. 
3.4 Chapter summary 
In this chapter, the d sign methodology and the development t ol ha c been 
discussed. Java has significant advantage not nly a 
a teaching language. ft allows tuderu to learn 
commer ial languag but al 
~ ct-oriented programming without 
expo ing them to the comple ity of ++. It provides the ind of rigorou 
error checking typically a ociated with P cal. 
mpil -tirnc 
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Chapter 4 : System Analysis 
4.0 Chapter introduction 
In this chapter all the requirements and consideration arc analyzed and tran lated 
infra a sofiwa~e model. AH the specification needed t' buNk1 the simu.l:l'.%Oif ·di h 
discussed. 
4.1 Transducer Electronic Data hcct (TED ) specification 
There are 8 type f T data block, that i Meta-T 
, hannel Iden ti f ati 
hanncl 
alibrati n Cali ration T... S Meta-Identification T 
Id ntificati n T nd- er ' Applicati n- pe if T , and 
-.o . nly the Meta- -. 
optional. 
and the hannel Tf are mandat while the re t are 
All fields in the mandated 1 -. S data bl ck hall be lilied, uni a length icld that 
applie t them i zero. If a fi ld i n t appli abl to the implcmcntati n, it aluc hall 
be 
A null tring for tring data I p1.; 
I\ NaN for ingl -pre i ion r al and d u le-pr i i n r 'al data t p • · 
I\ zcr for integers, enum irati 11 and I .ngth data pcs 
• igital data" for ph i al unit data t p • 
The folio in 'T · ma ha th ·1r I 'II uh 1 ·I J ~ ·t t ; ·ru 
hunn il-l nt i 1 ·ult n TF! S 
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Calibration-Identification T DS 
Calibration TEDS 
End-Users' Application-Specific T 
Industry Extension T DS 
A TEDS length field of FFFFFF '16 shall be interpreted as a length of zero. 
4.1.1 Functional requirements 
·unctional requirement specific a function that a stem r a stem 
component mu t be able t perform. he c arc ftwarc requirement that define the 
behavi r or a y tern, that i the fundamental pr e f tran f rmati n that fl are 
and hardwar comp nent r the tcm pcrf rm n input t pr i c cp tcd utput. 
Below arc the information that T must ccp. 
4.1.1.1 Meta-TEO data block 
Function 
The M ta-T pr ide global inf rmation t the Ii int about th· TIM unit attu h .d 
to the N AP and in .ludc th. inf mation ll rs nc ·d !( UC \ s it in .h 1\11 ·I 'Im S 
The mcta-T D pr ide comm n inf rmati n appli .ablc to all trans lu 
the ' IM and include uni u i ntif srs f th· Tl , th· numl ·1 
aua hcd t the S'l JM, th· lonuc ·t d itu l1111 • h ·I\ · •n ti re 1u •st fo1 11·111.· lu •1 I 1!11 111 J 
7 
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the delivery of the data for any of the transducers attached to the TIM, and the presence 
of a correction/compensation engine for sensors attached to the unit. 
Access 
Functional address 160 applied to CHANN _ Z-. R shall access th i data. 
Data tructure 
Refer to Table 4.0 t ee the data structure. erial tran mi i n of data shall o ur rn b 
fir t. When eriat data i di ided int b te , uch a in the tran mi ion of multi-b t 
T field , the mo t significant byte hall c tran mittcd fir t. 
Field Description T P 
lndu tr alibrati n 
lndu t N n lalil • · t 
7 
8 
'""·------ 
of 
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17 Worst-Case Channel Warm-U Time F32 4 
18 F32 4 
19 F32 4 
20 (tiat F 2 4 - 21 F32 - 22 F 2 
23 32 
Channel 
24 
25 
I 
N 
Data inte 
- abl 4. ata tructur f M ta- data bl 
Meta-TEO Length 
Meta-T data field numb r I 
Data type: un igned integer u ed for field length ( 32L b tc 
It specifie the total number f b tc in the M 'l .: data bl k ~ ludin thi fi ·Id. 
IEEE 1451 tandards iamil Working -ruup umb •r 
Meta-T data fi Id num 2 
ata type: un igncd b te int ger u cd for cnum .rntion 81~, I b t • 
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TEDS Version Number 
Meta-TEDS data field number 3 
Data type: unsigned byte integer used for enumeration ( 8£2, I byte 
It defines the version number of the that c rrcsp nd t the parti ular I~!.:.-. 
standard of the working group that pecifie the DS data structure a hown in ab! 
4.1. 
TEDS version 
Reserved 
IEEE 1451.2 standard version 
This will correspond t the first fficial crsion of th 
standard: I td 1451.2- I 7. 1--~~~~~~~~+-'-~~- 
R e erved 2-255 
0 
able 4.1 : numeration I V r ion Numb r 
Globally Unique Identifier 
Mcta-ldcnti fication data icld number 4 
Data type: Universally unique identificati n Ul , I b tc 
This field is pr vided 1 nt I' TIM mp 11 nts inn dist ibut id 
system (e.g., tracking and tra cabilit f IM f r p rati nal an maint man 
purpo e ) and mu t guaranteed t be unique in the uni crsc roil STIMs. 
llANNEL_ZERO lndustr alibrution TED l:.'t ensiou <' 
Meta-T data field num er 
ala l pc: unsi 111C b I . int. I 'I Iii I f )r 'tlllll'l ·rntt )11 u E I b I 
4( 
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The value in this field specifies the highest functional addres for writing the industry- 
implemented Calibration TEDS extension that is available in the TIM for 
CHANNEL_ZERO. Acceptable values and their meaning' arc d fined in Table 4.2. 
lemented in JM 
Meanin 
t 12 
1-79 
80-95 
96-255 
Table 4.2: numeration of HANN · L ·R lndu 'try alibration TF 
s 
HANNEL_ZERO Industry Nonvolatile Data 1~ i •Ids E ·t nsion I ·y 
Mcta-T ""D data field numb r 
ata type: un igned byte integer u cd fi r cnumcrati n ·, I b tc 
The value in thi field pecifie the highe t fun ti nal addrc f r writing the indu t - 
implemented nonvolatile data field a ailablc in th S IM f 
I !ANN .. L R . Ace ptablc alu and their rn aning ar d fined in 1 able .. 
1-1 11 
112-127 
Kc value K 
n I I and 
• 'I) io und 
0 rm I ment din ~ JM 
irnpl m mted r: 
-Functional addre u d Ior ritinu b·h 
-Fun tion I nddr '· cs u .cd for r .adm . l t 1------1-- 
fn alid 128-2 5 
Table 4. : Enum .rution '11 NNl·L Zl·I In u: Ir Non c I tltl I 1111·1 11 
I ·. ( 1 ll, i II • :-; 
~I 
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CHANNEL_ZERO Industry TEDS Extension Key 
Meta-TEDS data field number 7 
Data type: unsigned byte integer used for enumeration ( 8L:., I byte 
The value in this field specifies the highest functional address for writing th indu 1 - 
implemented T DS extension that i available in the TIM for llANN ·L Z R 
Acceptable values and their meanings are defined in able 4.4. 
Ke value K, Mean in 
0 
1-175 
No extension lemented in TIM 
Invalid 
176-191 
I 92-255 
Valid T D exten ion ) implemented fi r: 
- unctional addresses u cd for readin t: ctwccn 17 and 
Invalid 
CRANNEL_ZERO • nd- s r "Application- p cifi · Tl!JD 
Meta-T'" S data n Id number 
Data type: unsigned byte integer u cd f r enumeration 
function in Thi field pecifie the pr en c of nd- 
C ANN L --R as d fined in able . 
Kc value 
0 
2-25 
1; not impl .mcn! ' on 
Tl ~I , ' ts unpl nn .nt ·d on 
Re ervcd. 
Tabt L5: r .. num 1111i )ll 1fFn I t'r' 1pli·111 ii\ Sp··1 I 'lFl ) K ~ 
4. 
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Number of Implemented Channels 
Meta-TEDS data field number 9 
Data type: unsigned byte integer used for counting U8 , I byte) 
This field indicates the number of channels implemented in the TIM. 
Worst-Case Channel Data Model Length 
Meta-T OS data field number 10 
Data type: unsigned byte integer u ed for c unting U8 , I byte 
This field specifi s the maximum value of hanncl ata Model cngth Ii r all the 
implemented channels. 
Wor t- ase Channel Data R 11 titians 
Meta-T, D data field number I 1 
Data type: un igned 1 · bit integer u ed for unting 
This field pccifie the length in byte a ailablc Ii r all th' imp! merited channels. 
RANNEL_ZERO Writabl TED, I •ngth 
Meta-T ~. data field number 12 
at type: un ign 2 bit intcg r u ed f r untin s 
This field specifics the I in zth in b t · · a ii l · lb ·n ·h '11/\NNl~L ZEI u · • .. 
writable ~ · , . • h 111 suu .tur ·f 111 ·I 111 th :t HI for is lh · 
'11/\NNf'L ZER )End·U:·rs' Applicauo« Spc iltc rm.· 
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Worst-Case Channel Update Time 
Meta-TEDS data field number 13 
Data type: single-precision real (F32, 4 byte 
This field specifies the maximum value of the hanncl Update Time lw11 f r ll th 
implemented channels in seconds. 
Global Write etup Time 
Meta-T OS data field number 14 
Data type: single-precision real F32, 4 byte 
This field defines the minimum time w11 , in ccond , ct ccn the end fa gl al 
write frame and the application o a global trigger. 
Global Read etup Time 
Meta-T D data field number 15 
ata type: single-preci i n real ( ~32, 4 b te · 
This field define the minimum tim li:u in 
trigger acknowlcdg and the beginning fa global r iad frarn . 
t fa tlobal 
Worst- ase hannel ampling P riod 
Mcta-T • data field num •r I 
ata t pc: single-pr· ·i i n real F _ i h t • • 
'I his field indi .atc: th. Ill tirnuru luc t,, •fl. i11 sc on I· r th. ·h 11111 ·I :-\ unplin I 
pcri d r r all implcrn .nre ·hn1111cls 
·I·~ 
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Worst-Case Channel Warm-Up Time 
Meta-TEDS data field number 17 
Data type: single-precision real (F32, 4 bytes) 
This field indicates the minimum time, in econds, that is ne sary b tw n appli ti n 
of power to the STIM and activation of the fir t tran duccr data tr nsfcr. Thi i th 
maximum value of all the Channel Warm-Up ime . 
Command Response Time 
Meta-T DS data field number 18 
Data type: single-pr cision real ( '32, 4 byte 
hi field indicate the longc t ti me, in e ond , that the Tl M ta 
command (read/write . 
n 
TIM Handshake Time 
Meta-T data field number 19 
Data type: single-pr ci i n r al ·32, 4 
Thi field indicate the longc t time th , in second ·, for th· TIM to remo c th tri 1g 'r 
acknowl dge ignal after th ignal i rem cd the N AP, r for th , TIM t rem e 
the data tran p rt acknowledge ignal after the d: ta tran rt is ina ·ti atcd b the 
N P. 
F,nd-Of-1• mm D et • ition L tt 'n · 
tn 1 'Id numl -r _ 
ata t p : sin 1lc-p • i. ion r al I· , •t h 1t •s 
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This field indicates the longest time (tiat), in seconds, that a TJM must take to detect the 
removal of the data transport enable signal., The S IM must be ready to dctc t another 
assertion of the data transport enable signal, which the 1 lM must uand to be the t irt 
of new data transport frame, if the data tran port enable sign I i rcmo d r 1hi p rio I 
or longer 
TEDS Hold-Off Time 
Meta-T DS data field number 21 
Data type: single-preci ion real ( 32, 4 byte 
This field define the maximum individual h Id-off time, in cconds, done b the TIM 
before the fir t byte, or between byte , of any data tran fer ad r .cd to 1 ~ 
(i.e., functional addre e in the range of 32-127 r I 0-255, in lu i c . 
Operational Hold-Off Time 
Meta- data field num er 22 
ata type: ingle-preci i n real 2, 4 b e 
This field define the ma imum indi idual h Id- ff time, in ccond ·,done b th TIM 
before the fir t byte, r between b cs, f an data tran G r addrcs: '. l nal 
function '(i.e., functional addrc c in the range r I- - r l 2 -1 9, inclusi 
Maximum Data Rate 
Met' -T · , data field numl ·r 
Lat pc: uns: med l it int· 1 r u'i for · H1nl1111 lJ 
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This field indicates the maximum data rate, in bits per econd, supported. by the TIM 
interface. 
Channel Groupings Data Sub-Block Len zth 
Meta-TEDS data field number 24 
Data type: unsigned 16 bit integer used for field length (U 16L, 2 bytes 
This field defines the total number of byte in the hanncl rouping data ub-blo k. h 
Channel Groupings Data ub-Block Length field must not include the length of the 
length field itself. If the value i zero, the hannel r uping i n t defined. 
Number of hannel Groupin s 
Meta-T data n Id number 2 
Data type: unsigned byte intcg r u d f r ounting 
hi field indicate. the numb r of di r tc hanncl gr uping de incd in thi. , TIM's 
Meta-T 
Group Type 
Meta-Tf data field number 2 
ata typ : unsigned b te int g r u ~d r r cnum r· ti 11 
The relation hip between the hannels m ri. ing the p iii· ir up shall l d · 111 ·d b 
M \uning 
J\1111t itrar 1 l 1!1011 
, , /..ti 1hf·h 111 · 't 111 ul 1 .'(air 11 ·c t hn 11 •s 
f.tp 11i1ht-l11rnl ·_lt11lt1·t.l:-ipat11I • 1111111·: 
Yalu· 
0 
I 
2 
47 
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I 1-127 
6 
7 
Red, een, blue color coordinates 
Analog event sequence en or channel, analog input s nsor hann I, 
upper threshold virtual actuator channel hysteresis virtual a tu tor 
channel 
3 
4 
5 
8 Sensor channel (any type high-pas liter virtual actuator hann I 
low-pass filter virtual actual r channel scale fa tor irtual a tuat r 
channel 
10 Digital event sequenc sen or channel , digital input sen or 
ev nt attern virtual actuator chann I ~~~~~~~~~~~~~~~~--1 
Reserved for future ex 
9 
128-255 
Table 4.6 : numeration f roup T pc 
Number of Group Members 
Mcta-T data field numb r 27 
ata type: unsigned b tc integer u cd fl r unting ( , I b tc 
This field sp ci fie the number chann I mpri ing the pe ific gr up. 
Member hannel Numb rs I i t 
Meta-T data field numb 'r _ 
Data type: an array of unsigned b tc integer u cd f renumeration 81 ·, t > l tcs 
hi field indicate a nc-dimcnsi nal a1 ra I I b tc el »ucuts. Ea ·h cl imcn: is the 
h .cksum fo1 
Mt.:ta-1 El data 1 ·Id numb 9 
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Data type: unsigned 16 bit integer used for counting (UJ 6C, 2 bytes) 
It contains the checksum for the complete Meta-T data block. The checksum hal I 
be the one's complement of the sum modulo 21 of all the data str cturc's pre cdin r 
bytes, including the initial length field and xcluding the ch cksum fi Id. 
4.1.1.2 Channel-TED data block 
Function 
The Channel T D contain information pecific lo one or the lran duccr c nncctcd t 
the STIM; each sensor and each actuator c nnected to the JM mu t ha it 
channel T D . The type of informati n in the channel T · in lude the h ·i al init · 
a ociated with the data acqui iiion delay , the upper and I w r limit nth data, and 
the type or data uch a' inglc preci i n real, -b le integer. 
Access 
Functional addre 160 applied t channel 1-2 shall ac e thi data. 
Data tructure 
Refer t Table 4.7 to ec the data tructurc. crial tran smis ·i n f data shall ic ur msb 
fir t. When erial data i di id d int u h a· in th' tran smissi n f multi- I· 
T,. fields, the most signifi ant b le hall b tran .mittcd fir ·t 
l Fi •It.I I)-. ription o. Data stru itur • r ·Int d data sub-hlu • T pt· u, of h h'. 
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1 4 
2 Calibration Ke I 
3 Channel Industry Calibration 
Extension Ke 
4 Channel Industry Nonvolatile ata 
Extension Ke 
5 Channel Indus xten ion Ke 
6 Channel Application- 
TEDS Ke 
U32 
Transducer related data sub-block 
4 
9 Ph sical Units 
4 
4 
24 
25 
26 
27 
28 
=r1 81~ =i~ 
I 
10 
4 
4 
4 
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Channel TEDS Length 
Channel TEDS data field number 1 
Data type: unsigned 32 bit integer used for counting (U32L, 4 bytes 
- It indicates the total number of bytes in the channel T' ~ data blo c ludin 1 this 
field. 
Calibration Key 
Channel T OS data field numb r 2 
Data type: unsigned byte integer u ed for enumerati n 8 ~, I byte 
The calibration capabilities of the IM arc defined in Table 4. 
ngth 
z r . 
A FlX ~ 1-i cd inf rrnati n 
11 ann t be 
r 
2 A M 
Value 
0 
3 A 
111 th 
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4 
STIM CAL FfX D - - 
alibration information i provided 
through an indu try extension. 
Correction i performed in th • 
1--------i---------------N AP or elsewhere in th· sy t im. 
Fixed calibration info rnation i 
provided to be appli d in th TIM. 
This information ann t be 
modified. 
CAL CUSTOM 
5 
6 
STlM_CA 7 
8-255 Reserved 
abl 4.8: --numerati n r alibrati n c 
N AP orrection 
alibration key numeration A J-. IX · AL M ll· IA :., AL LF, and 
AL UST M arc t be u cd wh n the orrc ti n i pcrf rm ·d in th N Al r 
elsewhere in the sy tern. 
TIM orrection 
alibrati n key cnumerati n IM AL rJ 1 IM AL M IHABL ~. n 
TIM A L ar to be u ed when the orr • ·tion is r erform d in th· TIM. 
hann "I Industry alibration T1:0 Jt: l ·nsion I · 
hann I TE data 1 .ld numb .r 
ata t pc: unsi n 'db to int · 1 ·r r mum ·mu n lJ, I~ I 
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The value in here specifies the highest functional addre s for writing the industry- 
implemented Calibration TEDS extension that is available in the STJM for thi channel. 
Acceptable values and their meanings are defined in Table 4.9. 
Key value (K) Meaning 
0 No extensions implemented in TIM 
1-79 Invalid 
80-95 Valid T D exten ion( ) implement d f r: 
unctional addrc c. u ed for writing: bctw n and 
(K); and 
Functional addr e u ed f r reading: bet ccn 2 and 
(K+128) 
Invalid 96-255 
Table 4.9: numerati ns of hannel lndustr alibration 
hannel lndu try Nonvolatil · Data Fi Ids E ten ion I ~ 
hann I Tf D data field number 4 
Data type: unsigned byte integer u cd f r numcrati n , I b le 
The value in here pecific the highest functional addrc · f r ritin 1 th· in u 'tr - 
implemented n nvolatilc data fi Id , ten i n that i a ailablc in the ' IM f r lhi. 
channel. Ac eptable aluc and th 'ir rn aning arc d efined in Table . I . 
Key valu • K) 
0 
1-1 I I 
11--127 
between 
n · unpl m •nt ·d 1t1 ST! 
In all I 
I 'l \ · 'II 
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I 128-255 I 240 and (K+ 128) Invalid 
Table 4.10: Enumerations of Channel industry N nvol tile ata Fields L~ tension Kc 
Channel Industry TEDS Extension Key 
Channel TEDS data field number 5 
Data type: unsigned byte integer u ed for enumeration 8--, I byte 
Th value in here specifies the highe t functi nal addrc for writing the in u try- 
implemented T D extensions that i available in the TfM f r thi channel. A ceptable 
values and th ir meanings are defined in able 4. 11. 
1-175 
Meaning 
Noc den ion· implemented in 'TIM 
Invalid 
Key value (K) 
0 
176-191 Valid, T-- ) implemented for: 
192-255 
- un tional add re. scs used r r reading: between 17 · nd 
Invalid 
Table4.11: 
hannel End-Us >rs' Appli .ation- 11 · ·ifi · Tl~I) I · 
hann IT data ie] num er 
ata type: un igncd b te inte zer u d for num eralion J81 ~. I l l · 
~ pli uti II !K't if ll' !VI S li111 ltnn I'll 
this .hunn ·I as I sfin .d in 'I ibl · 4. I_. 
·l 
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l 
End-Users' Application- pccific TR S Fun lion I. Nol 
Im lemented n This hanncl. 
Ke value Mean in 
End-Users' Application- pecific T-. 
on this channel. 
function i impl rn nt d 
0 
2-255 Reserved 
Table 4.12: Enumeration of nd-U er 'Application- pccifi T 
Channel Writable TEDS Length 
Channel T DS data field number 7 
Data type: un igned 32 bit integer u ed for counting 32 4 b te 
Thi field indicate the length in byte available f r ca h indi idual u .cr- ritablc T 
as ociated with thi channel, such as alibrati n · S alibrati n ldcntificali n 
D , or nd-U er ' Applicati n- pccific . An entire ritablc T 0 , including 
the length-field and check um, mu t fit within this ma imum I 'ngth. 
Channel Type Key 
hannel data field num r 8 
Data type: un ign d byte integ r u d f r mum ration U ~, I b le 
This field indicat s the channel tran ducer t p . Th" aluc for harm 'I ·1 c a 
dcfin d in able . I . 
' !i 'llS( f 
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3 Data sequence sensor 
4 General transducer 
5 Buffered sensor - 6 Buffered data sequence sensor - 7-255 Reserved for future expansion -- 
Table 4.13 : num ration of hannel Type K ys 
Physical Units 
Channel T DS data field numb r 9 
Data type: Physical units UN1T , 10 byte ) 
This field s ecifie the phy ical uni that apply to the tran duccr data, h we er if the 
alibrati on Key A M " , r 
CAL CU T M the phy ical unit appl only to the tran ducer data a r r corr tion r r 
the ca c of en or , or L ifbr ~ c rrcction for the case r actu t r . 
Lower Range Limit 
Channel T D data field numb r 10 
Data type: single-precision real f.32, 4 b tc 
For ens r, thi mu t b the l we t alid aluc fir tran du er d ta after orrc ti n 1 
done, changed in the unit' pccificd b the Ph ical nit· Iicl J of th • hann •I 'IE . If 
the c rrect d tran du r data lie· this limit, it 11HI not b \ \ mputil I.\ ith .'TIM 
specifications set b the manuf cturer, 
done, hanged in the unils sp • if l th ph :1. 11 uuits f 1 ·11 ol the h u111 ·I 'l'l~l)S 
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Writing corrected transducer data below this limit, may not be compatible with TIM 
specifications set by the manufacturer. 
Upper Range Limit 
Channel TEDS data field numb r 11 
Data type: single-precision real (F32, 4 bytes 
For sensors, this hall be the highe t alid valu for tran ducer data after rrccti n 1 
done, changed in the units specified by the Physical Unit field of the hanncl . l 
the corrected transducer data Ii above thi limit, it ma n t c compatible ith IM 
specifications set by the manufacturer. 
For actuator , thi hall be the highe t valid value for tr n du er data bcf re rr cti n 1 • 
done, changed in the unit pecificd the Ph ical nit field of the hanncl 
Writing corrected tran ducer data above thi limit ma not b ornp tibl ' ith TIM 
specifications set by the manufacturer. 
Worst- ase Uncertainty 
Channel T ~ data field numb r 12 
Data typ : ingle-preci i n real ( 2 b te 
Thi field indi ate the " rnbincd tandard nccrtaint 
be e pre ed in the ·amc unit· a th tran du r data a· 
field of the hannel T • 
he aluc if this 1 •I must 
i 1 id in th' Ph si nl nits 
.lf-T est I • 
hann I T ·OS data Ii 'I numb ·r I 
"7 
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Data type: unsigned byte integer used for enumeration (U8 , 1 byte) 
This field specifies the self-test capabilities of the transducer a shown in Table 4. 14. 
Key value Meanini:! - 0 No self-test function needed or provided 
l Self-test function provided 
2-255 Reserved for future expansion 
Tabl 4.14: numeration I Sclf-T t cy 
Channel Data Model 
Channel T D data field number 14 
ata type: un igned byte integer u ed for enumerati n 8 , 1 tc 
This field defines the data model used when addr ing read tran duccr data or write 
tran duccr data for thi channel 
There are tw di Ifcrcnces between N-b le int igcr ( cnum raf n zero and N-b le- 
fraction (enumeration thre , a f ti w : 
a) The radix point (which divides integer from fractional bit· is to the right or the 
1 b for N-byte-integer. It i irnmcdiat I to the ri 1ht or the rnsb r N-b re- 
fracti n. 
b) Justification of the ignificant bit dim r. 
- 
r unsi 111 ·d 
r 
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Table 4. 15 : Enumeration of Channel ata Models 
The N-byte fraction type may be used to keep the multinomial coefficient within 
representable bounds. 
Channel Data Model Length 
Channel TEDS data field number 15 
Data type: unsigned byte integer u ed for counting (U8 , 1 byte 
This field identifies the number of bytes in the representation of the elected hannel 
Data Model. 
For N-byte integer 
For N-byte fraction 
For singl -precisi n real 
'Or double precision real 
the value in thi field hall be N, where N·"L 
the aluc in this Ii Id hall be N wh re N 2 
the value in thi field shall b 
the value of thi field . hall be 
Channel Model i nificant Bits 
Charin l T.... data field numb r 1 · 
ata type: un igned 16 it integer u cd for ounting , 2 b tc 
'When the hanncl ata M d I i N-b te int g r enumcrati n • r r N-b t Ira ti 11 
(enumeration three , the alu ·or this Ii ·Id is th· numb· of' I its th 11111, si mf ·nnl Th· 
value f this field must b • b l\ c •11 /ct > •111 I - I . 
For c ample, if iatu fr im a trans 
hanncl Data M d ·I 
.hann ·I ·0111 ·s rom 1 I lnt /\1 , th ·n 
N-l 1 i11t·,01 !1·11 11111n•11liH ll11•tl'1t:1> 
> 
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Channel Data Model Length = 2 (the number of bytes to hold I 2 bits) 
Channel Model Significant Bits = 12 
When the Channel Data Model is N-byte integer or N-bytc fracti n, the 'hnnnd Mod 
Significant Bits must not exceed eight time the hannel Model ata Length. 
When the Channel Data Model is N-byte integer, the significant data bit shall b right- 
justified within the byte stream. 
When the Channel Data Model is N-byte fraction, the ignificant data bits mu t be l ft- 
justified within the byte trearn. 
When the Channel Data Model is single- or double-preci ion real enumeration ne or 
two), the value ofthi fi Id is the number of bit in the IM ignal con erter. 
Channel Data Repetitions 
hannel T data field numb r 17 
Data type: unsigned byte integer used for counting , 2 b le 
The number L of repetiti ns f the tran due r aluc produ cd or require b a inglc 
trigger. The purpo e of this tructurc mu t t mablc the pccificati n of tran duccrs 
that produce an array of data with th appli tion of a, in zlc trigg r .u ha· a ti1 • cries 
or ma pectrum. 
cries Ori in 
hanncl T-. S data field nurnl ·r I 
ata t pc: . ingle-prc .ision r · 11 F -· ~ I l .s 
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For the case where the Channel Data Repetitions is bigger than zero, the Series ngin 
represents the value of the independent variable associated with the first datum returned 
in a data set. 
Series Increment 
Channel TEDS data field number 19 
Data type: single-precision real (F32, 4 byte 
For the cases where the Channel ata Repetiu n i bigger than zero, the n 
Increment represents the spacing between value of the ind p ndent ariablc a s iat d 
with ucces ive members of the data set. 
eries Units 
hannel T D data field number 20 
ata type: Phy ical unit Nl , 10 byte 
This field pecific the hy ical uni a sociate 
increment fields in the hannel T-- 
ith the 'enc origin and Serie 
Channel Update Time 
hannel T... data field number 21 
Data type: ingle-pre i i n real I~ -, te 
his field define th, ma irnum t1111 • 1 ll iu ·1 
and the issue of tri 1 1 ·r a ikno I .d 1' ri r thi: ·hm111 ·I 
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Channel Write Setup Time 
Channel TEDS data field number 22 
Data type: single-precision real (F32, 4 byte 
This field defines the minimum time tw~), in seconds, between the end fa write frnrn 
and the application of a trigger. 
Channel Read Setup Time 
Channel TEDS data field number 23 
Data type: single-precision real ( ·32, 4 byte ) 
This field indicates the minimum time (trs), in ec nd , etween the trigger acknowledge 
and the beginning fa read frame. 
Channel ampling Period 
hannel 1 " data field numb r 24 
Data type: ingle-preci i n real rJ2, 4 byte 
The Charm 1 ampling Peri d t p hall b the minimum ampling p n d f the 
channel transducer unencumbered b read or rit considerations. 
For sen or, buffered en or, and actuator hanncls this time \ ill be limited b /I r 
I A conver i n time TfM r cc or peed et . but in more complc trnn du ers ii 
m y pecify tran du er or · mplc handling tim a· II. 
The hannel arnpling P iriod shall b 
Chunn •I Warm-lip 'l'imc 
~hanncl Tl:.D data 1 'l numb ·r 
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Data type: single-precision real (F32, 4 bytes) 
This field indicates the period of time, in seconds, in which the device stabilizes its 
performance to predefined tolerances after the application of power to the transducer. 
Channel Aggregated Hold-Off Time 
Channel TEDS data field number 26 
Data type: single-precision real (F32, 4 bytes) 
This field indicates the maximum aggregated time (tch) that the STTM will spend holding 
off the data transducer during a complete data transfer addressed to read transduc tr data 
or write transducer data and this channel, assuming the Maximum ata Rate i u ed. 
Timing Correction 
Channel TEDS data field number 27 
Data type: single-precision r al (F32, 4 byte ) 
This field defines the time off: et, in econd ' between the i UC f global trigger 
acknowledge and when this channel actually ampled the en r or updated the actual r. 
If the channel itself is addressed, then the trigger acknowledge define the actuation r 
sensing point in time, and the timing correction field doe not apply. 
Trigger Accuracy 
Channel TEDS data field number 28 
Data type: single-precision real (F32, 4 ytes) 
This field defines the accuracy, in econd , r the Timing n. 
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Channel TEDS data field number 29 
Data type: unsigned byte integer used for enumeration (U8E, l byte) 
An event sequence sensor has the option of changeable pattern, upper threshold, and/or 
hysteresis and at the same time detecting inconsistencies in settings of these parameters. 
This enumeration defines, for the NCAP, the ability of the STIM to detect and report 
these inconsistencies. The options are defined in Table 4.16. 
Value Meaning 
0 Not applicable 
l Pattern/threshold/hysteresis not changeable 
2 Changeable and inconsistencies detected 
3 Changeable and inconsistencies not detected 
4-255 Reserved 
Table 4.16 : Event sequence options 
Checksum for Channel TEDS 
Channel TEDS data field number 30 
Data type: unsigned 16 bit integer used for counting (Vl 6C, 2 bytes) 
This field contains the checksum for the complete Channel TEDS data block. The 
checksum shall be the one's complement of the sum (modulo 216) of all the data 
structure's preceding bytes, including the initial length field and excluding the checksum 
field. 
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4.2 Sensors and actuators 
For the purpose of this project, virtual sensor and actuators will be used as there is 
no any physical connection with the outside world for this simulator 
4.2.1 Virtual sensor 
A sensor is a component that measures the state of the environment. A logical 
sensor is a functional component that measures a parameter of the environment and 
provides the measure when requested. Abstracting away the physical interaction 
with the environment, sensors can be modeled as data sources with no input signals 
carrying data. A physical sensor, on the other hand, represents a hardware component 
with well-defined characteristics in terms of accuracy, stability, range, etc. Simple 
sensors are devices that directly map a physical quantity into an electrical signal and 
provide the measure upon request. Devices that measure physical parameters, such as 
temperature, sound, and light, as well as input devices such as keyboards or 
microphones that allow external users to enter data or set parameters are examples of 
simple sensors. 
Virtual sensors are components that overall look like sensors in the sense that 
they provide data upon an external request. Virtual sensors are defined by the list of 
parameters that can be read and by the primitives that are used for reading them. 
Examples of virtual sensors is a sensor that provides an indirect measure of a certain 
environment condition by combining one or more sensing functions with processing 
(e.g., transformation, compress·ion, aggregation). 
65 
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4.2.2 Virtual actuators 
An actuator is a component that sets the state of the environment. A logical 
actuator is a functional component that sets a parameter of the environment. Abstracting 
away the physical interaction with the environment, actuators can be modeled as data 
sinks with no output signals carrying data. A physical actuator, on the other hand 
represents an actual hardware component with will-defined characteristics in terms of 
settings, accuracy, etc. Simple actuators that are devices that map an electrical signal 
into a physical quantity and may return an acknowledgment when the action is taken. 
Examples of actuators are devices that modify physical parameters, such as heaters and 
automatic window/door openers, as well as output devices, such as displays and 
speakers. 
Virtual actuators that overall look like actuators in the sense that they receive 
values to set some parameters. Virtual actuators are defined by the list of parameters that 
can be set and by the primitives that are used for setting. xamples of virtual actuators 
are an actuator that provides an indirect way of controlling a certain environment 
condition by combining one or more physical actuators with processing (e.g., 
transformation, and decompression). 
4.3 Non-Functional Requirements 
(i) User interface 
The T D system will be a stand alone ystem using a Java interface. The user 
interface will be simple for the case of u crs. 
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(ii) Usability 
The TEDS is designed as an emulator for researches and students in the areas of 
smart sensor. This project serves as a testbench for students who wants to see how the 
simulator works and apply it to real environment. ft gives an opportunity to those who 
wants to enhance and implement the system. 
(iii) Performance 
The main idea of building the TEDS is to see it's behavior in test environment. 
We can also see how TEDS is written in Flash and how the data is encoded in the Flash. 
(iv) Maintainability 
System maintenance always require more effort and time if the system is not well 
planned and designed at the beginning. System maintenance is a must for this system, 
just like any other system as it allows certain changes or modifications to be made over 
the system. Some changes include the adding on more T DS data block like Calibration 
TEDS. 
4.4 Minimal hardware requirements 
The following hardware will be utilized for the T 0 
• 128Mbytes RAM 
• AMD Athlon ™ Proces or, 654 Mhz 
• 12.66 GB hard disk drive via ID interface 
• 32.0 MB video card 
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• PS/2 keyboard 
• PS/3 trackball mouse 
4.5 Software requirements 
• As this projects going to be built using Java, the Java plug-in must be installed in 
order to view the interface. This software can be run in any platform as Java i 
platform independence. 
• Java 2 Platform, Standard Edition (J2SE vl .4.2) 
• JCreator LE 
• Windows XP Professional 
4.6 Data type 
The data types used in TEDS are showed in Table 4.17. 
Type Usage For Symbol Size (byte(s)) 
Unsigned byte integer Counting U8C 1 
Unsigned byte integer Enumeration U8E 1 
Unsigned byte integer Field Length U8L 1 
Unsigned 16 bit integer Counting U16C 2 
Unsigned 16 bit integer Enumeration U16E 2 
Unsigned 16 bit integer Field Length Ul6L 2 
Unsigned 32 bit integer Counting U32C 4 
Unsigned 32 bit integer Field Length U32L 4 
Single-precision real - F32 4 
Double precision real - F64 8 
String - STRING Variable - - String language specification - LANG 3 
String character set Enumeration USE I 
Character code format ~numeration U8E I - - 
String Language Code Enumeration USE I 
Physical units - UNITS 10 - Universal unique identification - u I 10 
Table 4. 17 : Data t pes 
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4.7 Memory used for TEDS 
i) RAM 
RAM stands for Random Access Memory. Information are stored in binary 
forms in RAM. Binary information is stored in memory in group of bit , each group of 
which is called word. A word is an entity of bits that moves in and out of memory as a 
unit- a group of 1 'sand O's that represents a number, an instruction, one or more 
alphanumeric characters, or other binary-coded information. The capacity of memory 
unit is usua1ly stated as the total number bytes that it can store. Communication between 
a memory and its environment is achieved through data input and output lines, address 
selection lines and control lines that specify the direction of transfer of information. A 
block diagram of memory is showed in Figure 4.0. 
n data input lines 
Read 
Write 
Memory unit 
2k words 
n bi ts per word 
k address lines 
n data output lines 
Figur 4.0 : Block diagram of memory 
k address lines: specify the particular word chosen among the many available. 
n data input lies: provide the information to be tored in memory. 
n data output lines: supply the output lines coming out of memory. 
Write: causes binary data to be tran (erred into memory. 
Read: causes binar data to he transferred out or m irnor . 
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Memory unit: specified by the number of words it contains and the number of words in 
each word. 
The TEDS are stored temporarily in RAM before it is transmitted to the Flash memory. 
RAM is volatile that is information is erased when the power is switched off. The RAM 
serves as a buffer and receives data byte by byte and transmit it to the Plash. 
ii) Flash memory 
Flash memory is a form ofEEPROM that allows multiple memory locations to be erased 
or written at one time. Normal EEPROM only allows one location at a time to be erased 
or written. This means that flash operates at higher speeds when the systems using it 
read and write to different locations at the same time compared to normal PROM. 
Flash memory is nonvolatile. This means that if you turn off the power, the inforrnaton 
is retained and will not be Iosed. In addition, flash offers fast read access times and 
solid-state shock resistance. 
The basic concept behind flash file systems is, when data on the flash store is to 
be updated, the file system will write a new copy of the changed data over to a fresh 
block, remap the file pointers, then erase the old block later when it has time. 
Figure 4.1 shows the block diagram of ROM 
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k inputs 
(address) r n outputs (data) ~12kxnROM 
Figure 4.1 : Block diagram of ROM 
k inputs: provide the adress for the memory. 
n outputs: give the data bits of the stored word that is selected by the address. 
Figure 4.2 shows the relationship ofTEDS, RAM and Flash memory 
d 
a e 
TEDS c RAM Flash 
(buffer) Memory 
b r 
h g 
a: Setup Meta-TEDS e: R ad from Flash 
b: Setup Channel-TEDS f: Choose Channel address 
c: Write to Flash g: Read Meta-Tf 
d: Initialize Flash h: Read hannel-Tf 
Figure 4.2 : Relationship of T S, RAM and Flash memory 
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For the data transport, the command sent wil 1 consist of 4 bytes and the data returned 
will consist of 6 bytes as shown below. 
Command Sent <Address> <Control Data> <Channel> <Data> 
Number of Byte 1 1 1 1 
Data Returned <Address> <Data> <Status> 
Number of Byte 1 4 1 
4.8 Chapter summary 
All the requirements for building TEDS have been specified and analyzed. This 
includes the data types and string specification. Transducer types are a'lso stated. 
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Chapter 5: System Design 
5.0 Chapter introduction 
In general the system design portion of this project focuses on the development 
of TEDS mainly the Meta-TEDS and the Channel TEDS and how these data are kept in 
RAM and Flash memory. 
5.1 TEDS 
The 1451.2 are broken down into its logical software blocks as shown in Figure 
5.0. For this project, the TEDS block will be done. 
I TEDS block I 
STIM STIM Control and 
Channel Data 
block Interface 
Address and 
Funotion block 
Transducer 
I Tll blook I 
Figure 5.0 : 145 l.2 broken down into it's logical software blocks 
5.1.1 Data flow diagram 
The Data Flow Diagram (DFD) represents the input of a data to a module or the 
output of data from a module. Figure 5.1 shows the data flow diagram for the whole 
TEDS. 
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Meta-TEDS 
I • 
TEDS 
Meta- .___ TEDS 
data 
Setup 
Meta 
TEDS 
Channel l TEDS 
(Sensor) 
Channel I 
TEDS data 
Read 
TEDS 
.------------------------- : .---.;..__~~~~~~.~ ~ 
: TEDS 
: loading 
: buffer 
I 
RAM (buffer) 
to Flash 
Data from selected 
channel stored inside 
RAM to be read by user 
Read data from 
selected 
channel 
r 
From Flash 
r 
GetTEDS 
Handle 
Select channel 
,1r 
Flash memory 
Channel 2 
TEDS data 
Setup 
Channel 1 
TEDS 
Setup 
Channel 2 
TEDS 
,. 
Channel 2 TEDS 
'-----i 
(Actuator) 
Figure 5.1 : F for TR 
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Figure 5 .1 defines the method/flow of setting up the TEDS and writing them 
onto a non-volatile medium and retrieving the TEDS information back from the flash for 
viewing purposes. In this project a real Flash will not be used but it is discussed here for 
the enhancement of the project later. The Flash cannot be accessed directly. In order to 
write the TEDS into the Flash data area, it must be first loaded into the buffer (RAM) 
and then only written to the Flash. If the user wants to retrieve the information from the 
TEDS, the information from Flash will be loaded into RAM first and then transported 
outside (to the network) for viewing. 
Firstly the Meta-TEDS data structure will be set up first (program the data) into 
the TEDS. The same will be done for Channell (Sensor) and Channel 2 (Actuator). The 
TEDS must be written into the non-volatile memory (Flash). The TEDS will be first 
loaded into the buffer then is written into the Flash. When the information is to be 
retrieved by the user, the TEDS must be read out from the flash back by RAM. Before 
that, it will choose the channel the user is requesting by using the Get TEDS Handle 
function, based on that channel, the RAM will read out the data from the Flash by using 
the Read TEDS from Flash function and transport it for display purposes. The data wi II 
be transmitted from the RAM l byte at a time by using the serial communication 
protocol. 
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Figure 5.2 shows the block diagram for Meta-TEDS. 
M ta TEDSd 
Ca1cu]ate the checksum 
and fill it into the data e ata l structure 
Flash memory 
~ area is erased if TEDS _Setup Meta DAT CalChecksum 
it is full TEDS 
r 
TEDS InitTEDS 
Flash TEDS loaded 
TEDS_ WriteTEDS into data 
ToFJash flash area 
1r Choosing which 
channel to read the 
TEDS GetTEDS information from. 
Handle 
Get the 
1r information back 
from the TEDS 
TEDS _ ReadT DS 
From Flash 
Sending the 
information out 
" for user to read 
Read Meta-TEDS 
l User read data 
from Meta- 
TEDS 
Figure 5.2: Meta-T DS Block Diagram 
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Figure 5.3 shows the block diagram for Channel-TEDS. 
Channel TEDS data 
Flash memory 
area is erased if 
it is full 
TEDS InitTEDS 
Flash 
Calculate the checksum 
and fill it into the data 
structure 
TEDS _ SetupCh 1 /2 
TEDS 
TEDS_ WriteTEDS 
ToFJash 
DAT_ Cal Checksum 
TEDS _ GetT DS 
Handle 
T DS ReadT 
From lash 
T DS loaded 
into data 
flash area 
Read Channel- 
TED 
Choosing which 
channel to read the 
information from. 
Get the 
information back 
from the T 
Sending the 
information out 
fi r user to read 
U er read data 
from hanncl- 
T · 
·igure 5.3 : hanncl-Tf lock I ia tram 
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Based on Figure 5.2 and 5.3, firstly, the checksum for the set of data specified 
will be calculated and automatically filled into the 'checksum' field of the TEDS. 
The checksum will be the one's complement of the sum of all the data structure' 
preceding bytes in the data block including the initial length field and excluding 
the checksum field. The Meta-TEDS/Channel TEDS data structure will be set up. 
The Flash data area will initialized (erased) each time a loading occur ( e.g 
updating a TEDS). TEDS is then written to Flash. To get the T D data back out 
of the data Flash area, there is a function called TEDS_Read DS romFlash. 
When reading a TEDS out from the Flash data area it must be first stored inside a 
RAM. Before reading out the data, it will first choose which channel address is 
being requested, based on that channel address, the data will be read out from the 
Flash. 
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Figure 5.4 shows the flow chart ofTEDS. 
Select Channel 
Meta-TEDS - - J 
>------~ Meta-TEDS da~_ J 
Channel-TEDS 
Channel2 
_l_Ch1annel 1
Sensor data 
Figure 5.4: Flow hart of Tff) 
5 e . 1.2 Pseudocode 
(i) Pseudocode for TED 
Setup Meta-TED 
Setup Meta- 7'h,'I S 
S uup ;/zann ~1 I THI ,)' 
S itup Chann tl 2 'l'HI S 
7 
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Calculate checksum for all the channels 
Initialize Flash 
Erase the flash data area 
If all bytes equals to OxFF 
Flash data area is erased 
Return true 
Else return false 
Write TEDS to Flash 
Setup the start address for writing to the data flash 
Write all bytes (-1 bytes at a tim ?) into th? data flash 
Increment the start addr ss in flasn for the next ./ b i 'S 
Increment the count pointer to the start of then xi b I~ in 111 inor 1 
Read TEDS from Flash 
Setup the start address/or reading from the data flash 
Read the first-! bytes from the Tl~/ S specifi id 
Read all the byt 'S into the buffer (!~A O 
lncrem nt the start addr sss in flash for r adlng (? th' II oa -I b I is 
Increment the .ount pointer to th' start o th« 111.'<I IJ!l' 111111 •mm~i 
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Get TEDS Handle (Select Channel) 
Select channel 
Get data from flash 
(ii) Pseudocode of the interface 
Select TEDS data block (Meta-THD or hannel tu» ~ 
If data block equals to Meta-TEDS 
Read Meta-TE/JS data 
If data block equals to hannet-TtiliS 
If Channel equals to I 
Read sensor data 
else if channel equals to 2 
R sad a uuator data 
5.2 Memory 
In this project only th Meta T OS and the Channel T will be implemented. 
That meant that one for each channel ( hannel I T · D and harm I 2 T and nc 
that describe the entire system as a whole (the Mela T were r quired. 
The Meta T D for thi y tern is 7 bytes in total, and the hanncl Th arc 
96 bytes each. They are mapped into the 640 b tc data flash arc . The '1 l~ lo ation in 
data fla h i hown in Table 5.0. 
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TEDS Data Flash Address TEDS Length 
Meta OxOO 76 bytes 
Channel 1 Oxl3 96 bytes 
Channel 2 Ox2B 96 bvtes 
Table 5.0 : TEDS locations in data fla h 
(i) Data Flash 
There are 640 bytes of data flash available: 
76 bytes are required for the smallest version of Meta T D 
96 bytes are requires for each of the smallest version of the channel '0 
up to 5 channels T DS (plus Meta T D ) can be t red in the data fla h area 
The T OS will be arranged in the lash ata Arca. The Ila h data area i 
(Ox280) bytes long. 1t is accessed 4-bytes at a time 4-byte page ). ach addrc 
reference 4 bytes » thc address space is OxOO OxAO. ""' arc written tarting from 
the first field, most significant byte fir t. e igur 5.5. 
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OxAO 
Ox42 Channel 2 TEDS ( -96 byt 
inclusive) 
Ox2A Channel 1 TEDS ( -96 byt 
inclusive) 
Ox12 
MetaTEDS (-76 bytes=> 
inclusive) 
OxOO 
<this area is left blank for 
future TEDS use> 
es=> - 24 pages=> Ox2B - Ox42 
es => - 24 pages => Ox 13 - Ox2A 
-19 pages=> OxOO - Oxl 2 
Figure 5.5 : The TEDS arranged in Flash Data Area 
(ii) RAM (buffer) 
If user request to read data, the data is read from flash and stored into RAM be r it 
is sent to the user. 
There are 256 bytes of RAM available: 
100 bytes reserved for loading the TEDS 
10 bytes reserved for each implemented channel 
the run- time data space requires over 30 byte 
the run-time slack pace requires between 20 and bytes 
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iii) Addressing 
The Flash memory is available to the user may be accessed indirectly via a group of 
control registers. The lower 128 bytes of RAM are directly addressable and the 
upper 128 bytes may be addressed indirectly. 
iv) Read and Write operation 
The steps that must be taken for a write are as follows: 
1. Apply the binary address of the desired word to the address lines. 
2. Apply the data bits that must be stored in memory to the data input lines. 
3. Activate the Write input. 
The steps that must be taken for a read are as follows: 
1. Apply the binary address of the desired word to the address lines. 
2. Activate the Read input. 
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5.3 Interface prototype 
Flash Memory Simulation 
INelcome to Flash Memory Simul;i!or To start 11sing you can chCIOSR either 
one ofthe three buttons. 
Point your mouse over each button to get an overview of each function. 
Applet started 
Figure 5.6 : Interface prototype 
5.4 Chapter summary 
All the design specification has been specified. This chapter also includes the 
interface prototype for the TEDS simulator. 
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Chapter 6: System Implementation 
6.0 Chapter introduction 
System implementation ts the material realization phase of the system 
development. The conceptual and technical designs from the system analysis phase are 
interpreted as well as modeled to become the physical working system itself. 
The following subchapters will explain the development environment as well as 
the development of the system itself, some system coding and the coding style and 
approach and object oriented technique applied in the simulation of the flash memory. 
6.1 Development environment 
The hardware configured for the development environment is the underlying 
element of the whole system. The hardware used in the system implementation phase 
plays an important role in realizing the final system architecture 
The hardware configuration for the development environment is as below: 
• AMD Athlon Processor 
• 654 Mhz 
• 128MBRAM 
6.1.1 Software development environment 
Hardware and software form a tightly coupled cohesion that operates in unison to 
performed programmed tasks. Without software, the fastest, bigge t r the mo t 
powerful computer will also be inoperative and idle in the corner. 
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The software tools utilized in the development environment are listed as 
below: 
• Java 2 SDK Software Development environment version 1.4.2_06 
• JCreator LE version 2.50 
6.2 Development of the system 
To be able to use Java as the programming language to code or to develop a 
program or a system, one needs to gain an understanding of the concepts of the objects 
oriented. Understanding of what an object is, what a class is, how objects and classes are 
related, how objects communicate by using messages is much needed. 
In definition an object is a software bundle related variables and methods. 
"Objects" is a key to object oriented technology. One can look around now and see many 
examples of real-world objects: a car, a bicycle, a desk a, television set and a computer. 
These real world objects share two characteristics: they a11 have a state and behavior. For 
example cars have a state (brand, color, size) and behavior (accelerating, braking). 
Software objects are modeled after real world objects in that they too have state 
and behavior. A software objects maintain its state in one or more variables. A variable 
is an item of data named by an identifier. A software objects implements its behavior 
with methods. A method is a function associated with an object. 
Methods surround and hide the objects nucleus from other objects in the 
program. Packaging an object's variables within the protective custody of it method i 
called encapsulation. Encapsulating related variables and methods into a neut .oftware 
bundle is a simple yet powerful idea that provides two primary benefit to oflwnrc 
developers: 
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• Modularity: the source code for an object can be written and maintained 
independently of the source code for other objects. Also, an object can be 
easily passed around in the system. One can give a bicycle to someone 
else and it still work. 
• Information hiding: an object has a public interface that other objects can 
use to communicate with it. The object can maintain private information 
and methods that can be changed at any time without affecting the other 
objects that depend on it. One does not need to understand the gear 
mechanism in his bike to use it. 
A single object is generally not very useful. Instead, an object usualJy appears as 
a component of a larger program or an application that contain many other objects. 
Software objects interact and communicate with each other by sending messages to each 
other. 
A class is a blueprint or prototype that defines the variables and the methods 
common to all objects of a certain kind. For example, a bicycle is just one of the many 
bicycles in the world. In object oriented software it's also possible to have many object 
of the same kind that share characteristics: rectangles, employee records video clip and 
so on. A software blueprint for objects is called a class. 
6.2.1 System coding 
After researches and studies have been done, a decision was made to c d the 
simulation system using the Java programming language, and to be able t run the 
simulation as a standalone windows application and as an applet which can be ex , utcd 
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using the Xinox Software's JCreator Light Edition (LE) v2.50 integrated development 
environment. 
The flash memory simulation system utilizes three java platform packages. The 
three packages are java.awt, java.applet, and java.swing. 
Package java.awt and java.swing. contains all of the classes for creating user 
interfaces and for painting graphics and images. A user interface object such as a button 
pr a scrollbar is called, in AWT terminology, a component. The Component class is the 
root of all A WT components. Some components fire events when a user interacts with 
the components. The A WTEvent class and its subclasses are used to represent the 
events that AWT components can fire. The java.swing. is latter version. 
A container is a component that can contain components and other containers. A 
container can also have a layout manager that controls the visual placement of 
components in the container. The AWT package contains several layout manager classe 
and an interface for building your own layout manager. 
Package java.applet provides the Classes necessary to create an applet and the 
classes, an applet uses to communicate with its applet context. 
The applet framework involves two entities: the applet and the applet context. An 
apple is an embeddable window with a few extra methods that the applet context can use 
to initialize, start, and stop the applet. 
The applet context is an application that is responsible for loading and running 
applets. For example, the applet context could be a web brow er or an applet 
development environment. 
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After deciding of the packages and Java-built in classes that can be used for the 
simulation system, it was time to decide on the entities or the classes that can represents 
the simulation of the flash memory. 
The coding f this Java simulation system after its final enhancement and 
refinement, is divided into 4 main modules: 
• Main module 
• Animate module which consists of read and write module 
• Cell module which consists of read cell and write cell module 
• Memory structure module without animation which consists of edit class and fill 
class. 
The main module wiJJ call all the other modules. The animate module which 
consists of read and write module consists of the memory schematic. This memory 
schematic will receive user input of unsigned data and performs the memory functions 
of reading data, writing data and erasing data. 
The cell module in the other hand performs l bit of data. That is in the read 
module, it will show how a bit of data is received and moved along the write and bit line 
and also the when the transistor is turned on in order to display the data. The data will be 
displayed to be read after the transistor is turned on. The write cell will perform the 
opposite. The data wi11 only be stored inside the memory after the transistor is turned n. 
The memory structure module will perform the same function as in the animati n 
module. The only difference here is that it shows the structure of the memo and in 
what shape the data will be kept and there will be no animation. 
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6.3 Coding style 
6.3.1 Formatting and indenting codes 
Formatting and indenting codes are constantly associated to good coding 
practice. A code that is written without proper formatting or indenting wi11 function or 
what as well as a formatted code. However, this can make exceptionally difficult to see 
where an error is coming from. Indentation principally makes the structure of the code 
stand out and easier to be read. This eventually will help in detecting and removing the 
common programming errors. 
Creator provides user a good formatting and indenting facility where user is 
associated to format and indent codes automatically in the environment while coding a 
Java source. 
6.3.2 Com men ting codes 
Comments are part of this program code. Lt is a good and recommended practice. 
Commenting will help the reader of the code to understand what and why the coding 
was written .In addition, this also makes it easier for others especially collaborating 
programmers to understand the coding. 
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Chapter 7: System Testing 
7.0 Chapter introduction 
System testing is a crucial phase i.n the development of the simulation of the 
flash memory, as it tells whether the coding of the system is successfully implemented, 
whether the executing system visualizes the flash memory accurately and whether the 
code needed to be modified, enhanced, deleted, added or debugged. Testing is done 
throughout the system development and not just at the end. 
7.1 Compiling and executing 
Once the coding of the system is completed, and all the classes designed are fully 
coded, the java source needs to be compiled to see whether there any bugs or errors in 
the coding. 
If the java application can be successfully compiled without any error, then the 
testing phase can proceed to executing the application. 
Otherwise, ifthejava application is compiled with errors, the testing phase needs 
to jump to the debugging phase, before it is recompiled again. 
7.2 Debugging 
Once the application is compiled with. errors, the error message need to be 
scrutinized to identify where the errors have occurred on the source code. he error 
might be caused by syntax mistakes, such as left out of semi-colon. curly brace and any 
other symbols. Some errors might also be caused by logical errors such a error in 
dereferencing, errors in calling methods, or errors in pas ing argument . 
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The process of debugging is to check on those mistakes and correct them. It is a 
process eliminating errors or bugs from the source code in order for the system to 
compile successfully. 
7.3 Accuracy of execution 
After the source code has all the errors eliminated and compiled successfully it 
will then be executed or in other words run. The target of he execution is for the users to 
use the system or interact with the system through the system interface. 
In the context of flash memory simulation, the compiled source is executed 
checked and verified if the simulation acts according to the use'sr input or not. There 
may be logical errors where source code compiled successfully but simulation does 
perform according to the users input. My tester was my supervisor who checked the 
system to verify the correctness of my system with valid data. 
If the system does not act properly according to the user's response, the testing 
phase will go back to debugging-compiling-executing process until the ystem is able to 
work accurately according to user's input. 
7.4 Unit testing 
Unit testing verifies that the component functions properly with the type of 
input expected from studying the component's design. The first step is t examin the 
program code by reading through it, trying to spot data and 'yntax Caul . his is 
followed by comparing the code with specifications and with the design to make ur • 
that all the relevant cases have been considered. Next view the re ult and ilimina! 
remaining syntax faults if necessary. Finally te t ca. es are de clop ·d to . how that th 
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input is properly converted to the desired output. Unit testing tries to look for all the 
possible errors that will occur in a program. A complete test process should test all of the 
following categories of test data. 
• Normal data- to test a given correct data will produce the expected results. 
• Erroneous data - for a given erroneous data, like invalid date format, does the 
system detect or not. 
• Boundaries value analysis - data that are out of the range specified will be used 
to test the system because errors may occur at the extreme point. 
7.5 Module testing 
When individual components are working properly and meets the objectives, 
these components are combined into a module. A module is a collection of dependent 
components. Module testing enables each module to be tested independently. This 
testing will ensure that the module calling sequences in this project is systematic 
7.6 Integration testing 
When the individual components are working correctly and meet the objectives, 
these components are integrated into a working system. In other words, integration 
testing is the process of verifying that the system components work together as describ d 
in the system and program design specification. 
Integration testing is used on flash memory simulation for onstructing th· 
program structure whil.e at the same time conducting tests to uncover err r asso iat •d 
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with interfacing. The objective is to take unit-tested modules and build a program 
structure that has been dictated by design. This testing will ensure that the interfaces in 
the simulation are systematized and linked to the correct document of the system. 
7.7 System testing 
The last testing procedure done is the system testing. Testing the system is very 
different from unit testing and integration testing. The objective of unit testing and 
integration testing is to ensure that the code has implemented the design properly. In 
other words, the code is written to do what the design specifications intended. In the 
system testing, a very different objective is to be achieved, that is to ensure that the 
system fulfills user requirements or my supervisor's requirements. 
Testing performed: 
• Function testing 
Function testing is based on the system's functional requirements. The testing is carried 
out for the system's every module. Each module is tested individually to determine 
whether the system performs as required. 
• Performance testing 
Performance testing addresses the non-functional requirements or the application. The 
types of performance tests carried out for this application are: 
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» Volume tests 
The data field and address field are checked to see if they can accommodate all 
expected data. 
» Timing tests 
System performance is timed to ensure that it meets user's requirements. 
7.8 Chapter summary 
During the testing phase, several testing strategies were being used to ensure the 
system is integrated and developed successfully. Approaches were employed to recover 
faults in the system. Unit, module, integration and system testing has been carried out 
for this system. The objective of a system will only be achieved after all the thorough 
testing done by the different user with different aspects. 
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Chapter 8: System Evaluation and Conclusion 
8.0 Chapter introduction 
This chapter explains all the evaluation procedures taken to identify simulation's 
strengths and limitations. Throughout the flash memory simulation development 
process, a lot of problems were encountered and solved eventually. This chapter also 
discusses future enhancement to the system. 
8.1 System evaluation 
This section discusses the expectations achieved from the initial goals set at the 
beginning of this project. The systems strengths and limitations are also listed. The main 
problems en.countered whilst developing this simulation is also explained along with all 
the knowledge gained since the commencement of this project. 
8.1.1 Expectations achieved 
In general, the initial expectations set by the set by the project objectives had 
been achieved. The following are the achieved goals: 
1. All the basic function performed by flash memory like read, write, and clear. 
u. Unsigned integer to be entered as the data. 
ui. Flash memory cell simulation. 
8.1.2 System limitations 
Although the system performs aJl the basic function, there arc limitation in th 
system. The limitations are as follows: 
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L The system only takes unsigned data, it does not take floating point and signed 
data. 
u. The system only reads the hard.coded data in the program. It would not read a 
newly entered data. 
111. For the flash memory cell, there are only cell for read and write zero. There is no 
read and write one. 
8.1.3 Problems encountered 
During the implementation of the flash memory simulation, a few problems were 
encountered. 
L Problem with the programming language. 
I had no prior knowledge in the java programming language before the 
implementation of the system started. I needed to get a deep detailed idea of 
object oriented programming in java before coming out with the architectural 
basis design oftbe flash memory simulation. Objects of the system were to be 
identified and verified of their applicability and flexibility to be coded. Once the 
coding of the system started, I encountered a lot of syntax and logical errors, 
which consequently, forced me to spend a huge amount of time in debugging and 
even seeking help from experts in forums. 
There are a Jot of built in classes in Java. lt was a bit confusing to use which 
class and I took some time to learn about all the classes. Flash mem ry 
simulation involves using animation and learning how to do animati ninja a 
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took most of my time. There are no drag and drop function in Java. So I had to 
draw all the schematics by programming which was difficult to do. 
11. Insufficient detailed references 
There were many references onjava but none really taught me how to program a 
memory. So I did the system using only examples (without codings) and based 
on my own understanding. Therefore the end result was not as good as expected. 
in. Integration problem 
The system was done part by part or module by module. AH modules then were 
integrated. During the integration, I faced a lot of problems. Integrating two of 
the most important modules that is the read and write module was the most 
difficult part. The system could not run after J integrated that two modul s. I did 
not know the correct techniques for the integration. After much research, 
examples and help from my friends then only I could integrate all the module . 
8.1.4 Knowl.edge gained 
During the whole project I learned a lot of things. Firstly of course T learned the 
Java language itself. Before the project 1 did not know a thing about Java. This project 
made me learn a new programming language which will be an advantage for me. Not 
only that, I also learned how to do animation usingjava. 
Secondly, r had a better understanding of how the memory work and h wit 
works in terms of binary digits that is how it change all the data includinn chara te 
and numbers to binaries. I also learned how the (la h cell work . 
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8.2 Project enhancement 
The development of any system is always a dynamic and ongoing process. 
Furthermore, new ideas and improvements constantly keep on coming whilst the system 
is being developed. However, due to constraints and problems encountered, some of the 
planned implementations could not be developed for the system. 
The following future enhancement can be made to the system: 
a) Make the system to receive signed and floating point numbers. 
b) The system must also be able to receive characters instead of numbers only. 
c) The flash cell must be made for read and write 1. 
d) Currently the system only shows the symbol of the flash cell, hopefully the flash 
circuitry can be made in the future. 
8.3 Discussion 
, During the two semesters of this thesis a lot of things have been changed. Things 
that have been changed are as follows: 
l) The system that has been done is totally concentrated on Flash memory and 
nothing concerning TEDS. This includes on how data is stored or read to and 
from Flash memory because the TEDS is kept inside the Flash memory. T D 
were not concentrated because a lot of time was taken to study the Flash 
behavior and to ]earn how to make the animation in Java. 
2) Most of the data in T DS were inµ units but the system was done only for 
unsigned decimal data. This was because converting µ units to binary was 
difficult to do and so I decided to concentrate on decimal data fir. t. 
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Glossary 
A 
acknowledgment 
A signal that is used to reply to a message or signal originator that its message or 
signal was received. 
actuator 
A transducer that accepts an electrical signal and converts it into a physical action. 
address 
A character or group of characters that identifies a register, a particular part of storage, 
or some other data source or destination. This standard uses functional addresses and 
channel addresses to control the flow of data and configuration information between the 
Network Capable Application Processor and the Smart Transducer Interface Module. 
analog to digital converter 
A circuit whose input is information in analog form and whose output is the same 
information in digital form. 
B 
buffer 
An intermediate data storage location used to compensate for the difference in rate of 
flow of data or time of occurrence of events when transmitting information from ne 
device to another. 
buffered channel 
A channel in which the data is placed into a buffer prior to a trigger event and then 
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transmitted or acted upon following that trigger event. This contrasts with an unbuffered 
channel in which the data is not taken by, or available to, the channel until following the 
trigger event. 
byte 
Eight bits of data. Synonym: octet 
c 
calibration 
The determination of the data to reside in the Calibration Transducer Electronic Data 
Sheet and to be used for correction. 
channel 
A single flow path for digital data or an analog signal, usually in distinction from other 
parallel paths. An IEEE 1451.2 channel provides a path for a single commodity or 
logical state, either real or virtual, using a single data model and a single set of physical 
units. 
channel address 
The portion of a full data transport address that specifies the channel to which the read 
or write is directed. 
channel groupings 
Channel groups are manufacturer specifications that define the inherent relationships 
between the channels of a multichannel Smart Transducer lnterface Module. hi 
grouping information is not normally used by the Smart Transducer Interface Module 
itself. This information wi11 normally be used by Network apable Application 
Processor applications to properly compose human readable displays r in formulating 
other computations. For example, channel groupings can be used to indicate \ hich 
channels represent the three vector axes of a three-axis vector measurement. 
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correction 
The evaluation of a multinomial function using information from the Calibration 
Transducer Electronic Data Sheet together with data from one or more channels 
D 
data conversion 
The translation of data from one numeric form into another (e.g., converting a digital- 
to-analog converter input bit stream into a voltage). 
data model 
The numeric format in which the Smart Transducer Interface Module will output or 
accept data. 
data sequence sensor 
A sensor that samples data independent of any triggers from a network capable 
application processor. 
data sheet 
A set' of information on a device that defines the parameters of operation and conditions 
of usage (usually produced by the device's manufacturer). 
data structure 
A group of digital data fields organized in some logical order for some speclbc purpos . 
A two-dimensional paper version of a data structure is an empty 1>11-in-the-bJanks f rm 
or an empty tabular chart with organized column and row headings. A data structure i 
the template by which data is stored in computer memory. 
digital interface 
A set of wifes and a protocol for transferring information by binary means only. 
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digital to analog converter 
A circuit that converts an input number sequence (digital) into a function of a continuous 
variable (analog). 
E 
electronic data sheet 
A data sheet stored in some form of electronically readable memory (as opposed to a 
piece of paper). 
enumeration 
The listing of the meaning associated with each binary numeric value possible in a data 
field's storage. Binary numbers are usually expressed in decimal terms for human 
convenience. Not all possible numeric values need have a specific meaning. Values 
without meaning are declared to be unused or reserved for future use. Enumeration is the 
process of declaring the encoding of human interpretable information in a manner 
convenient for digital electronic machine storage and interchange. ach transducer 
electronic data sheet data field that is of data type enumeration shall contain a table that 
defines the meaning of the data field for each binary number possible. The meaning 
encoded in each data field shall be specific and unique to that data field and only that 
data field. The value becomes meaningless if not associated with the data field and it 
defining table. 
event sequence sensor 
A sensor that detects a change of state in the physical world. The instant in time of the 
change of state, not the state value, is the "measurement". 
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F 
full data transport address 
The combination of a functional address and a channel address, that specifies whether 
data is being read or written, to which function, and to which channel. 
functional address 
The portion of a full data transport address that specifies the read or write function 
that is to be performed. 
H 
hot swap 
The act of connecting or disconnecting a Smart Transducer Interface Module and a 
Network Capable Application Processor without first turning off the power that the 
Network Capable Application Processor supplies to the Smart Transducer Interface 
Module over the Transducer Independent Interface. 
I 
interrupt 
A signal for a processor to suspend one process and begin another. As implemented in 
IEEE Std 1451.2-1997, an interrupt is a signal from the Smart Transducer Interface 
Module that enables it to request service from the Network Capable Application 
Processor. 
L 
least significant bit 
The bit in the binary notation of a number that is the coefficient of the lowest 
exponent possible. 
108 
Un
ive
rsi
ty 
of 
Ma
lay
a
M 
meta- 
A Greek prefix meaning that which pertains to the whole or overall entity or that which 
is in common or shared with all member entities comprising the whole. 
Meta-TEDS 
The collection of those Transducer Electronic Data Sheet data fields that pertain to the 
whole or overall entity or those that are in common or shared with all member entities 
(channels) comprising the whole transducer product. 
most significant bit 
The bit in the binary notation of a number that is the coefficient of the highest 
exponent possible. 
multinomial 
A linear sum of terms involving powers of more than one variable. 
N 
negative logic 
An electronic logic system where the voltage representing one, active, or true has a 
more negative value than the voltage representing zero, inactive, or false. Also kn wn as 
negative-true logic, it is normally used in electronic and computing data and 
communications switching systems for noise immunity reasons. 
Network Capable Application Processor 
A device between the Smart Transducer Interface Module and the network that perf rm 
network communications, Smart Transducer Interface Module communication , 
and data conversion functions. 
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not a number 
As defined in IEEE Std 754-1985, a bit pattern of a single or double precision real 
number data type that is a result of an invalid floating point operation. 
0 
octet 
A group of 8 bits, also known as a byte. 
p 
pacing 
A method to regulate the Bow of bytes read from or written to a Smart Transducer 
Interface Module. 
positive logic 
An electronic logic system where the voltage representing one, active, or true has a 
more positive value than the voltage representing zero, inactive, or fa1se. It is normally 
used in industrial and commercial control. switching systems for safety reasons. 
R 
read frame 
The transfer of data from a Smart Transducer Interface Module to a Network apable 
Application Processor. 
s 
sensor 
A transducer that converts a physical, biological, or chemical parameu r int an 
electrical signal. 
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setup time 
The period of time during which a system or component is being prepared fur a specibc 
operation. 
signal conditioning 
Sensor signal processing involving operations such as amplification, compensation, 
filtering, and normalization. 
smart actuator 
An actuator version of a smart transducer. 
smart sensor 
A sensor version of a smart transducer. 
smart transducer 
A transducer that provides functions beyond those necessary for generating a correct 
representation of a sensed or controlled quantity. This functionality typically simplifies 
the integration of the transducer into applications in a networked environment. 
Smart' Transducer Interface Module 
A module that contains the Transducer Electronic Data Sheet, 
logic to implement the transducer interface. the transducer(s) and any signal conversion 
or signal conditioning. This standard expressly requires that no operating mode of the 
Smart Transducer Interface Module ever permit these components to be physically 
separated. They may, however, be separated during manufacturing and repair. 
T 
transducer 
A device converting energy from one domain into another. The device may either be a 
sensor or an actuator. 
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Transducer Electronic Data Sheet 
A data sheet describing a transducer stored in some form of electronically readable 
memory. 
Transducer Independent Interface 
The digital interface used to connect a Smart Transducer Interface Module to a Network 
Capable Application Processor. 
transducer interface 
The physical connection by which a transducer communicates with the control or data 
systems that it is a member of, including the physical connector, the signal wires used 
and the rules by which information is passed across the connection. 
transfer 
To transmit, or copy, information from one device to another. 
trigger 
A signal to start an action. As defined in IEEE Std 1451.2-1997 a trigger is a signal from 
the Network Capable Application Processor serving as a command to the Smart 
Transducer Interface Module for an action to occur. 
trigger cycle 
A complete cycle comprising the assertion of the trigger signal by the Network Capable 
Application Processor foJlowed by the acknow]edgment by the Smart ransducer 
Interface Module. 
v 
virtual channel 
A channel that behaves as a transducer from the point of view of the Netw rk apable 
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Application Processor even though nothing outside of the Smart Transducer Interface 
Module is sensed or changed. Virtual channels are useful for setting or reading operating 
parameters of other channels. 
w 
write frame 
The transfer of data from a Network Capable Application Processor to a Smart 
Transducer Interface Module. 
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A. Introduction 
Flash memory simulation system is a simulation of how the fla h m m ry \ rks 
in terms of its memory schematic and the m mory cell. 
B. Hardware specifications 
Below are the minimum hardware requirements to run the Flash memory 
simulation: 
• Windows XP Professional. 
• AMD Athlon Processor. 
• 654 Mhz. 
• 128 MB RAM. 
C. Software specifications 
Below are the softwares required to run the Fla h memory simulation: 
• Java 2 SDK Software Development envir nment version 1.4.2_06 
(J2SDK 1.4.2_06). 
• JCreator LE ver ion 2.50. 
D. I) Installing J2SDK 1.4.2_06 
• wnl ad the J2 
s ftware it d es not n · d t • licen · ·d. av it in ur h rdri ·. 
• D uble Ii k the n th' etup luun h ir. ·1 h · In hall 'hicld Wb:nrd will 11 p •ur 
I fr' 
a in •i)ur·AI.Pl·1' wait for th Ileen e scr .n to rppcur ut inl·iiu1·A2. 
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-l.!JI xj 
Welcome to the InstallShleld Wizard for J v 
2 SOK, SE vl.4.2_07 
Jevo 2 SOK, SE vi .1.2_07 Setup Is preperlno the InstellShleld 
Wlzord which wltt guide you thrOU(Jh the praoram setup 
process. Please wait. 
Figure Al 
f'1JaVd2 SOK, St: v l.•l.2_07" lltCIUC, _;, 
License Agreement 
Please read the followtng license ogreement coreftJly. 
Sun Microsy terns, Inc. 
Binary Code License Agreement 
for the 
JAVA™ 2 SOFfW ARE DEVELOPMENT KIT (nSDK), 
STANDARD EDITION, VERSION l.4.2_X 
SUN lv.1ICROSYS1EMS, INC. ("SUN") IS WJLLING TO LICENSE 
TifE SOF'T'W A RE IDF.N'ITTTF.D WRT .OW TO YOTT ONT .Y UPON .!J 
I- . cc t the terms In the_ k~ns~ OQreementj 
I I lfo not accept the terms In the lcense aoreement 
N t > CMCel 
Figure A2 
=it 
... 
• Ii k the I u iept th' t rm in the Ii .cu • tJ;tr • ·mrnt r idio u lOJI in l •Ii ik 
N t butt n. 
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• In the Custom Setup wizard screen, click Change button to cho se whi h 
directory to install your J2SDK to. Click Next. See Figure A3. 
1'i1 Jdva z sox, se vt.·1.2_01 - cu1lom$eiu11 
Custom Setup 
Select the program Features you went Installed. 
Select optional Fe8tures to lnsteH from the tist below. You can chenQe yru choice of features after 
1nst11ft8tlon by using the Add/Remove ProgMnS utility In the Control Panel 
• Source Code 
,_J • Public .J!IV11 Runtkne Environment 
f The Jave 2 SOK, SE vi .-..2_07, 
lnclldino pr1v8te J2rel.-..2_07. 
This wil require 120 t-13 on YfXI 
hllrd drive. 
Inst11n to: 
C:\j2sdkl .4.2_07\ 
t;lext > Cancel < jieck 
Figure A3 
• Next is the Browser Registration wizard screen. hoose which browser you 
want and click the Install button t install. ee 'igurc A4. 
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fil J<1va 2 SOK, SE v l.•l.2_07 - Drow1e1· Registration 
Browser Registration 
Select the browsers you want to rec;ilster with Jeva(TM) Plug-In. 
17 Microsoft Internet Explorer 
You rMY chonoe the settlnc;is later In the Java(TM) Pluo-ln Control Panel. 
r 1 I rn Id 
Figure A4 
• The Progress wizard screen will appear. Plea c wait f r the wizard to in tall 
Java in your computer. See Figure A5 and Figure A6. 
1\91Jav<12 SOK, SC vl.·l.2_07 • P1og1·eis' ~ 
Installlno Java 2 SOK, SE vl.4.2_07 
The prcoram featixes you selected are being Installed. 
Please wait while the InstalShleld Wll~d lnstells Jova 2 SOK, SE vl.1.2_07. 
This may take soveral mlrues. 
Status: 
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(i Java 2 SOK, SE vl.4.2_0"1 ~Progress 
Installing ~va Z SOK, SE vl.4.2_07 
The prOQr!!IT1 features you selected ere belno lnstelled. 
Please weit whAe the rn,tolShleld Wlzord ln.t H~ ~vo 2 SOK, S vi ,1,2_07. 
This moy to~.e sever ol minutes, 
Status: 
Flnlshlno lnst&llatlon, please welt. This moY toke several minutes. 
Figure A6 
• The Complete wizard screen will appear. lick Finish button to finish the 
installation, Figure A 7. 
Inst II hleld Wizard omplet d 
The lnstollShleld Wizard hes successfUly Installed Java 2 SOK, 
SE vl .1.2_07. Click Finish to exit the wizard. 
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II) Installing JCreator LE versioo2.S 
• Download JCreator from http://www.jcrcator.com . ouble click th tnp l n 
to launch the installation wizard. A dialog box will appear askin · wh th u 
want to continue to install JCreator. lick Y cs butt n Figure A8. 
? .. This will Install JCreator LE. Do you wish to continue? 
1 1 
es ll~ Mo~ 
........... ~ . -- 
Figure AS 
• The Welcome to the JCreator LE Setup Wizard will appear. Click Ne t 
button. See Figure A9. 
Welcom to th Cr tor 
Wiz rd 
Setup 
This wil intteft JCreetOf LE 2.50 on yow ~er. 
It is 1ecommended that. you clo e al othet epp!ic.,hons be(Ofe 
continuing. 
Cick Next to controe, °' Cl!neel to eK~ Set~. 
Neid> Cancel 
Figur · 9 
- J xj 
• lick th" I nee pt the 1grccm1nt in the Licon · rr • llll'Ut Her· ·n md Ii· 
th· N • t butt n. 't' Fi ur l 0. 
h 
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~ Sclu11 - J(ri•,1lor LE • : '. ~£ "'" 
License AgJeement 
Pleese read the following importent information before con\inuing. 
Please read the following Licen eAgreement. You mutt accept the terms of this 
agreement be/Ole continuing with the lnttelletion. 
END·USEA LICENSE AGREEMENT FOR JCAEATOR LE 
NOTICE TO ALL USEAS:CAAEFULLY READ THE FOLLOWING LEGAL 
AGREEMENT, FOR THE LICENSE OF SPECIFIED SOFTWARE BY XINOX 
SOFTWARE. BY INST ALLING THE SOFTWARE, YOU (EITHER AN 
INDMDUAL OR A SINGLE ENTITY) CONSENT TO BE BOUND BY AND 
BECOME A PARTY TO THIS AGREEMENT. IFYOU DO NOT AGREE TO ALL 
OF THE TEAMS OF THIS AGREEMENT, CLICK THE BUTTON THAT 
INDICATES THAT YOU DO NOT ACCEPT THE TEAMS OF THIS AGREEMENT _ 1 
AND DO NOT INSTALL THE SOFTWARE. ..:... 
r. I eccept the agreement 
r I do not eccept the t191eement 
<Beck Next> Cbncel 
Figure AlO 
• In the next screen choose the destination directory where you want the J reator 
to be installed. ee Figure A 11. 
Select Oe1linalion Directory 
Where should Jueetor LE be intteled? 
Select the folder where you would kke JC.eetOI LE to be in tailed. then cbck NeML 
-------- 
C:\ 
Pi ograrn Fies 
Jueator LE 
a: 
The piogrem requies et lee t 4 7 MB ol d1 k pee 
< ll " 
Jli•ur• ll 
• 
r r.l j 
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• In the next screen choose where should the Setup place the program short ut. 
See Figure Al2. 
~ St>l1111 • JCrl!alor It: ,'' ·· 
Select Start Menu Folder 
Where should Setup pl1Jce the piogrllm't hortouta? 
Select the Start Menu folder in which you would ~ke Setup to creete the piogrllm's 
sho!tcutt, then cick Ne><t. 
Accenories 
Administr lllive Tools 
Gllllles 
Intel Network Adapteis 
Jevll Web St/lit 
JCielllor LE 
Microsoft Office Tools 
Network Associates 
PeekFPGA Design Suite 
PrintMe Internet Printing 
Win7in 
<Bilek Ne>d > U!ncel 
Fi urc All 
• Choose which additional tasks should be performed in the next screen. ec 
FigureA13. 
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'!:~Setup - J(re.1lor LE . . ·';, · 
Select Additional Task.I 
Which additionel t~a should be performed? 
Select the additloMI teaks you would like Setup to perf01m while lr'lstaUing JCreator LE. 
then click N e><t 
Additional icons: 
Cr~e a dMktop icon 
r Creete a QLick L8Unch icon 
<Back Ne><t > Cancel 
Figure A13 
• Next, click Install button to start installing the JCreator Figure Al 4. 
{J. St'l 1111 - J(n•alor IE · /(,"":, 
Ready to lnataa 
Setup is now ready to begin inttal1ng JCie&tor LE on yw computer. 
Chck Install to controe with the instelat10n. or c~ Back i you w~ to review or 
change ~ settings. 
D estnatoo directory: 
C:\Progam Files\Xinox Software\JCie&tor LE 
Stl!lt Me.-..i folder 
JCre&tor LE 
AddltioMI taskt: 
Create a deiktop icon 
<Bk In tal c ~J 
• Pl · ' wait whit • th 'lll( in. t illln 1 th · J r ·nt r, I• I ur · l . 
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Installing 
~;e wait while Setup installs JCreator LE on your computer. 
E ><tr acting files ... 
C:\Program Filea\Xmx Software\JDeetOf LE\Uaeilmagea.bmp 
I 
Cancel 
Fi ure AlS 
• Lastly click Finish button to finish the installation Figure A 16. 
[:.ll:!J~ 
Cornpletinq the )Creator L Setup 
Wiz rd 
Setup hat finished installing JCre&tOI LE on your compute1. The 
epp&catioo mll,Y be launched by relectng the in taled icons. 
Ckk Fini h to exit Setup. 
LaunchJCteotor LE 
1~ l sure 16 
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E. Running the program. 
1) First open Box.java file in JCreator and build it. 
2) Open yoges.html file in JCreator and build it. 
3) Run or execute the yogcs.html file. igur Al 7 will appear. Y u can 
choose to click either one of the three buttons. Point your mous ov r 
each button to get an overview of each function. We will first click the 
Flash Memory button. 
Flash Memory Simulation 
~elcome to Fl sh Memory Simulator. To start using you e n choose elth r 
one oflhe three buttons 
Point your mouse over each button to get n ovorvlow of e ch nmeucn. 
Flash Memory J Flash Memory Cell J View Memory J 
Al)ptet st rt d 
Fi sure A17 
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4. Next Figure Al8 will appear. Enter the address in the Address ·t sxt 11 Id 
to read the data in the preferred address (0- 7) and click th R ad butt n 
Figure Al 9. 
Figure Al8 
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A1 
0 
tut NO~ I 
Figure Al9 
5. If you want to enter data or write data int the memory enter data in the 
Data field and the address in the Addre s field and click the Write 
Button Figure A20. You can see the schematic doing the animation. Pink 
shows zero while blue shows a 1. 
The data and addres f r Write function already hardc ded in idc the 
program). 
Address 0- Data 0-5 
Addr ss I - Data 1 
Address 2 - Data 2 4 5 
Addrc - ala l 2 
Addr · · 4 - D tt t 2, 4 
Address 
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Address 6-Data 170, 145 
Address 7 -Data 200,100 
0 
Figure A20 
6. If u do not enter any data in the address or the data field and you click 
Read or Write button, you will g ton error s sh Wt1 in · igurc A2 I. 
fRROI~ . IEJ 
ntor data! 
M ur ·A l 
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7. When you click the Flash Memory Cell in Figure A22 ·ignr A- will 
appear. You can click the Read or Write button to sec how Il f 
Flash works. 
WRITE J rn:~Ap:JJ CLEAR j AS 
BL 0 
l 
WL 1 
01 
03 
02 
ES 
WL2 
Stored Data=O 
Word Line ls In undefined state 
Word Line selected 
Transistor turned on 
Q1 .MEMORY TRANSISTOR 
Q2.PAS8 GATE 
Q3.SECTOR SELECT 
Java Applet Window 
Figure A22: Read cell 
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~ Flash Me_mory Cell f'r"l@JI~ 
[YY:t~!t§]j READ J CLEAR I AS 
1:1L 
l 
WL 1 
Q1 
Q3 
Q2 
WL2 
Stored Data=1 
Word Line Is In undefined state 
Word Line selected 
Q1 .MEMORY TRANSISTOR 
Q2.PASS GATE 
Q3.SECTOR SELECT 
Java Applet Window 
Figure A23: Write cell 
8. If you click the View Memory in Figure A 17 Figure A24 wi II app ear. It 
shows the structure of the memory. You can enter and edit data thr ugh 
the dit menu. e either dit Mern ry ·ill M m ry r lcar 
Memory. Figur A25-Figure A26. Data can b viewed in binary r 
hexadecimal. 
r 
Un
iv
rsi
ty 
of 
Ma
lay
a
..- Memory Display · . . ~@J[RJ 
Vif!W Edit Type 
O» 0000 0000 0000 0000 0000 0000 0000 0000 
4» 0000 0000 0000 0000 0000 0000 0000 0000 
8» 0000 0000 0000 0000 0000 0000 0000 0000 
12» 0000 0000 0000 0000 0000 0000 0000 0000 
18» 0000 0000 0000 0000 0000 0000 0000 0000 
20» 0000 0000 0000 0000 0000 0000 0000 0000 
24» 0000 0000 0000 0000 0000 0000 0000 0000 
28» 0000 0000 0000 0000 0000 0000 0000 0000 
32» 0000 0000 0000 0000 0000 0000 0000 0000 
36» 0000 0000 0000 0000 0000 0000 0000 0000 
40» 0000 0000 0000 0000 0000 0000 0000 0000 
44>> 0000 0000 0000 0000 0000 0000 0000 0000 
48» 0000 0000 0000 0000 0000 0000 0000 0000 
52» 0000 0000 0000 0000 0000 0000 0000 0000 
58» 0000 0000 0000 0000 0000 0000 0000 0000 
60» 0000 0000 0000 0000 0000 0000 0000 0000 
J1M1 Applet Window 
Figure A24 
Edit Memory . l8::J 
Data· 
Address Range 
From: r 
To: f 
JevaAppl t Window 
Address: f 
Data: 
OK j Cancel J 
Java Applet Window 
Figure A25 
~ Cancel J 
igur • 26 
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